{"id":"https://openalex.org/W2413473339","doi":"https://doi.org/10.1109/iccsce.2015.7482151","title":"Logical Effort Analysis of various VLSI design algorithms","display_name":"Logical Effort Analysis of various VLSI design algorithms","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2413473339","doi":"https://doi.org/10.1109/iccsce.2015.7482151","mag":"2413473339"},"language":"en","primary_location":{"id":"doi:10.1109/iccsce.2015.7482151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccsce.2015.7482151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Control System, Computing and Engineering (ICCSCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110146133","display_name":"Rommel Anacan","orcid":null},"institutions":[{"id":"https://openalex.org/I95350115","display_name":"Technological Institute of the Philippines","ror":"https://ror.org/02p79p790","country_code":"PH","type":"education","lineage":["https://openalex.org/I95350115"]}],"countries":["PH"],"is_corresponding":true,"raw_author_name":"Rommel M Anacan","raw_affiliation_strings":["Technological Institute of the Philippines, Manila, PH"],"affiliations":[{"raw_affiliation_string":"Technological Institute of the Philippines, Manila, PH","institution_ids":["https://openalex.org/I95350115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027595077","display_name":"Josephine L. Bagay","orcid":null},"institutions":[{"id":"https://openalex.org/I95350115","display_name":"Technological Institute of the Philippines","ror":"https://ror.org/02p79p790","country_code":"PH","type":"education","lineage":["https://openalex.org/I95350115"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Josephine L. Bagay","raw_affiliation_strings":["Electronics Engineering Department, Technological Institute of the Philippines, Manila, Philippines"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering Department, Technological Institute of the Philippines, Manila, Philippines","institution_ids":["https://openalex.org/I95350115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110146133"],"corresponding_institution_ids":["https://openalex.org/I95350115"],"apc_list":null,"apc_paid":null,"fwci":0.2011,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.6291532,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"34","issue":null,"first_page":"19","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8551067113876343},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7931946516036987},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7201953530311584},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.630258321762085},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.584658682346344},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5538858771324158},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.44753149151802063},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4444868266582489},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4334607720375061},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41444748640060425},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4136617183685303},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39898350834846497},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3366851508617401},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24141758680343628},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17404955625534058}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8551067113876343},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7931946516036987},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7201953530311584},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.630258321762085},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.584658682346344},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5538858771324158},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.44753149151802063},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4444868266582489},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4334607720375061},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41444748640060425},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4136617183685303},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39898350834846497},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3366851508617401},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24141758680343628},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17404955625534058},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccsce.2015.7482151","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccsce.2015.7482151","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Control System, Computing and Engineering (ICCSCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W300217068","https://openalex.org/W615841000","https://openalex.org/W1603444000","https://openalex.org/W1886869053","https://openalex.org/W2006645145","https://openalex.org/W2091543139","https://openalex.org/W2100272847","https://openalex.org/W2102467527","https://openalex.org/W2103015818","https://openalex.org/W2108923470","https://openalex.org/W2134838288","https://openalex.org/W2151276975","https://openalex.org/W2161544186","https://openalex.org/W2543055437","https://openalex.org/W4232358769","https://openalex.org/W6639489044","https://openalex.org/W6673323603"],"related_works":["https://openalex.org/W2015155483","https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2742852324","https://openalex.org/W2019954703"],"abstract_inverted_index":{"Delay":[0],"estimation":[1],"is":[2,23,44,85,172],"considered":[3],"as":[4,26,125],"one":[5,27],"of":[6,13,28,36,42,51,69,81,104],"the":[7,11,29,34,49,67,102,173],"critical":[8],"issues":[9],"in":[10,33,112,118,135,148,166],"development":[12],"any":[14],"Very":[15],"Large":[16],"Scale":[17],"Integration":[18],"(VLSI)":[19],"design":[20,35,75,132,140],"algorithms.":[21],"It":[22],"also":[24],"known":[25],"factors":[30],"to":[31,47,62,153],"analyze":[32],"high":[37],"performance":[38,50,56],"integrated":[39,57],"circuit.":[40],"Neither":[41],"these":[43],"usually":[45,86],"applied":[46],"observe":[48],"various":[52,114,150],"VLSI":[53,115,169],"topologies.":[54],"High":[55],"circuits":[58],"often":[59],"use":[60],"adders":[61],"achieve":[63],"better":[64],"speed":[65],"at":[66],"expense":[68],"power":[70],"consumption,":[71],"noise":[72],"margins":[73],"or":[74],"effort.":[76],"The":[77,108,131,144],"accuracy":[78],"and":[79,92,128,139],"usefulness":[80],"Logical":[82,157],"Effort":[83,158],"Analysis":[84,159],"estimated":[87],"by":[88,98],"analysis":[89],"using":[90],"computations":[91],"then":[93,163],"compared":[94],"with":[95,101],"results":[96],"given":[97],"simulation":[99],"software":[100],"help":[103],"computer":[105],"aided":[106],"design.":[107],"paper":[109],"will":[110,162],"start":[111],"designing":[113],"Adder":[116,170],"topologies":[117,145],"different":[119,136],"Electronic":[120],"Design":[121],"Automation":[122],"Tools":[123],"such":[124],"Electric":[126],"6.1":[127],"Xilinx":[129],"9.2.":[130],"shall":[133],"conform":[134],"verification":[137],"process":[138],"rule":[141],"check":[142],"(DRC).":[143],"were":[146],"simulated":[147],"their":[149,155],"test":[151],"bench":[152],"determine":[154],"specific":[156],"(LEA).":[160],"Results":[161],"be":[164],"tabulated":[165],"determining":[167],"which":[168],"topology":[171],"fastest.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}