{"id":"https://openalex.org/W1979067691","doi":"https://doi.org/10.1109/iccsce.2014.7072745","title":"Design of reversible multiplexer/de-multiplexer","display_name":"Design of reversible multiplexer/de-multiplexer","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W1979067691","doi":"https://doi.org/10.1109/iccsce.2014.7072745","mag":"1979067691"},"language":"en","primary_location":{"id":"doi:10.1109/iccsce.2014.7072745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccsce.2014.7072745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on Control System, Computing and Engineering (ICCSCE 2014)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010309105","display_name":"Lenin Gopal","orcid":"https://orcid.org/0000-0002-8302-0458"},"institutions":[{"id":"https://openalex.org/I158949172","display_name":"Curtin University Sarawak","ror":"https://ror.org/024fm2y42","country_code":"MY","type":"education","lineage":["https://openalex.org/I158949172"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"Lenin Gopal","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Curtin University, Malaysia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Curtin University, Malaysia","institution_ids":["https://openalex.org/I158949172"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013848680","display_name":"Nikhil Raj","orcid":"https://orcid.org/0000-0002-7544-9385"},"institutions":[{"id":"https://openalex.org/I105094715","display_name":"National Institute of Technology Kurukshetra","ror":"https://ror.org/04909p852","country_code":"IN","type":"education","lineage":["https://openalex.org/I105094715"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nikhil Raj","raw_affiliation_strings":["Department of Computer Application, NIT Kurukshetra, India","Department of Computer Application, NIT, Kurukshetra, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Application, NIT Kurukshetra, India","institution_ids":["https://openalex.org/I105094715"]},{"raw_affiliation_string":"Department of Computer Application, NIT, Kurukshetra, India","institution_ids":["https://openalex.org/I105094715"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048560315","display_name":"Nyap Tet Clement Tham","orcid":null},"institutions":[{"id":"https://openalex.org/I158949172","display_name":"Curtin University Sarawak","ror":"https://ror.org/024fm2y42","country_code":"MY","type":"education","lineage":["https://openalex.org/I158949172"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Nyap Tet Clement Tham","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Curtin University, Malaysia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Curtin University, Malaysia","institution_ids":["https://openalex.org/I158949172"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085499382","display_name":"Alpha Agape Gopalai","orcid":"https://orcid.org/0000-0003-0362-6431"},"institutions":[{"id":"https://openalex.org/I105094715","display_name":"National Institute of Technology Kurukshetra","ror":"https://ror.org/04909p852","country_code":"IN","type":"education","lineage":["https://openalex.org/I105094715"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alpha Agape Gopalai","raw_affiliation_strings":["Department of Computer Application, NIT Kurukshetra, India","Department of Computer Application, NIT, Kurukshetra, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Application, NIT Kurukshetra, India","institution_ids":["https://openalex.org/I105094715"]},{"raw_affiliation_string":"Department of Computer Application, NIT, Kurukshetra, India","institution_ids":["https://openalex.org/I105094715"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013082893","display_name":"Ashutosh Kumar Singh","orcid":"https://orcid.org/0000-0002-8053-5050"},"institutions":[{"id":"https://openalex.org/I105094715","display_name":"National Institute of Technology Kurukshetra","ror":"https://ror.org/04909p852","country_code":"IN","type":"education","lineage":["https://openalex.org/I105094715"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashutosh Kumar Singh","raw_affiliation_strings":["Department of Computer Application, NIT Kurukshetra, India","National Institute of Technology, Kurukshetra#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Application, NIT Kurukshetra, India","institution_ids":["https://openalex.org/I105094715"]},{"raw_affiliation_string":"National Institute of Technology, Kurukshetra#TAB#","institution_ids":["https://openalex.org/I105094715"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5010309105"],"corresponding_institution_ids":["https://openalex.org/I158949172"],"apc_list":null,"apc_paid":null,"fwci":1.636,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86655453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"21","issue":null,"first_page":"361","last_page":"365"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8849726915359497},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.7165898084640503},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.6330662965774536},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6285906434059143},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6022009253501892},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5934990644454956},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.590811014175415},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47463998198509216},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4576595723628998},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.4463372826576233},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4262964129447937},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42491596937179565},{"id":"https://openalex.org/keywords/or-gate","display_name":"OR gate","score":0.4233188033103943},{"id":"https://openalex.org/keywords/reversible-computing","display_name":"Reversible computing","score":0.41518154740333557},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.37598279118537903},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.3716794550418854},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3704698085784912},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.36179953813552856},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3273226022720337},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.26851341128349304},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.26765692234039307},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.25957903265953064},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.237164705991745},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23426786065101624},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22370067238807678},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12087211012840271}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8849726915359497},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.7165898084640503},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.6330662965774536},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6285906434059143},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6022009253501892},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5934990644454956},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.590811014175415},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47463998198509216},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4576595723628998},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.4463372826576233},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4262964129447937},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42491596937179565},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.4233188033103943},{"id":"https://openalex.org/C20274610","wikidata":"https://www.wikidata.org/wiki/Q185410","display_name":"Reversible computing","level":4,"score":0.41518154740333557},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.37598279118537903},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.3716794550418854},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3704698085784912},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.36179953813552856},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3273226022720337},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.26851341128349304},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.26765692234039307},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.25957903265953064},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.237164705991745},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23426786065101624},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22370067238807678},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12087211012840271},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccsce.2014.7072745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccsce.2014.7072745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Conference on Control System, Computing and Engineering (ICCSCE 2014)","raw_type":"proceedings-article"},{"id":"pmh:oai:espace.curtin.edu.au:20.500.11937/22490","is_oa":false,"landing_page_url":"http://hdl.handle.net/20.500.11937/22490","pdf_url":null,"source":{"id":"https://openalex.org/S4306401790","display_name":"eSpace (Curtin University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205640436","host_organization_name":"Curtin University","host_organization_lineage":["https://openalex.org/I205640436"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321992","display_name":"Minist\u00e9rio da Ci\u00eancia, Tecnologia e Inova\u00e7\u00e3o","ror":"https://ror.org/050zdnc69"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1570100383","https://openalex.org/W1593559314","https://openalex.org/W1988422312","https://openalex.org/W2039421692","https://openalex.org/W2041607314","https://openalex.org/W2068967633","https://openalex.org/W2073989151","https://openalex.org/W2089606481","https://openalex.org/W2105259569","https://openalex.org/W2112450120","https://openalex.org/W2113387295","https://openalex.org/W2143390121","https://openalex.org/W2188570344","https://openalex.org/W2188884516","https://openalex.org/W2314963006","https://openalex.org/W4233798822","https://openalex.org/W4251109627","https://openalex.org/W4285719527","https://openalex.org/W6686950604"],"related_works":["https://openalex.org/W2146208178","https://openalex.org/W4246304997","https://openalex.org/W2159665945","https://openalex.org/W3217421813","https://openalex.org/W1966410745","https://openalex.org/W2351322349","https://openalex.org/W2616524835","https://openalex.org/W2530808634","https://openalex.org/W1979067691","https://openalex.org/W4247366761"],"abstract_inverted_index":{"Reversible":[0],"logic":[1,48,93,146],"is":[2,79],"an":[3],"emerging":[4],"technique":[5],"of":[6,59,74,134],"upcoming":[7],"future":[8],"technologies.":[9],"Low":[10],"heat":[11],"dissipation":[12],"and":[13,41,95,114,139],"energy":[14],"recycle":[15],"principle":[16],"are":[17,112,129],"encouraging":[18],"its":[19],"demand":[20],"for":[21,44,57],"low":[22],"power":[23],"daily":[24],"usage":[25],"portable":[26],"devices.":[27],"In":[28],"this":[29],"paper,":[30],"two":[31,52],"reversible":[32,46,110,145],"gates":[33,53,111],"have":[34],"been":[35],"proposed,":[36],"named":[37],"as":[38,64,85,103],"R-I":[39,77],"gate":[40,78,99,135],"R-II":[42,98],"gate,":[43],"realizing":[45],"combinational":[47],"circuits.":[49],"The":[50,108,121],"proposed":[51,76,97,109,127],"can":[54,82,100],"be":[55,83,101],"used":[56,84,102],"realisation":[58],"basic":[60],"logical":[61],"functions":[62],"such":[63],"AND,":[65],"XOR,":[66],"MUX":[67],"etc.":[68],"Besides":[69],"these":[70],"functions,":[71],"other":[72],"advantage":[73],"the":[75,96,126,143],"that":[80,125],"it":[81],"a":[86,104],"1\u22362":[87],"de-multiplexer":[88],"without":[89],"requiring":[90],"any":[91],"extra":[92],"circuits":[94],"half":[105],"adder":[106],"circuit.":[107],"implemented":[113],"verified":[115],"using":[116],"Xilinx":[117],"ISE":[118],"10.1":[119],"software.":[120],"simulation":[122],"results":[123],"show":[124],"designs":[128],"more":[130],"efficient":[131],"in":[132],"terms":[133],"count,":[136],"garbage":[137],"outputs":[138],"constant":[140],"inputs":[141],"than":[142],"existing":[144],"gates.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}