{"id":"https://openalex.org/W2052152051","doi":"https://doi.org/10.1109/iccp.2011.6047891","title":"Multiprocessor real time edge detection using FPGA IP cores","display_name":"Multiprocessor real time edge detection using FPGA IP cores","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2052152051","doi":"https://doi.org/10.1109/iccp.2011.6047891","mag":"2052152051"},"language":"en","primary_location":{"id":"doi:10.1109/iccp.2011.6047891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccp.2011.6047891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 7th International Conference on Intelligent Computer Communication and Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010197626","display_name":"Iulian Nita","orcid":null},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Iulian Nita","raw_affiliation_strings":["Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Bucharest, Romania","Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Bucharest, Romania","institution_ids":[]},{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Romania","institution_ids":["https://openalex.org/I1323252656"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086015285","display_name":"Teodor Cost\u0103chioiu","orcid":null},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Teodor Costachioiu","raw_affiliation_strings":["Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Bucharest, Romania","Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Bucharest, Romania","institution_ids":[]},{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Romania","institution_ids":["https://openalex.org/I1323252656"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024006356","display_name":"V. L\u00e3z\u00e3rescu","orcid":null},"institutions":[{"id":"https://openalex.org/I1323252656","display_name":"Information Technology University","ror":"https://ror.org/00ngv8j44","country_code":"PK","type":"education","lineage":["https://openalex.org/I1323252656"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Vasile Lazarescu","raw_affiliation_strings":["Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Bucharest, Romania","Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Bucharest, Romania","institution_ids":[]},{"raw_affiliation_string":"Faculty of Electronics, Telecommunications and Information Technology, University Politechnica of Bucharest, Romania","institution_ids":["https://openalex.org/I1323252656"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006379967","display_name":"Tiberiu Seceleanu","orcid":"https://orcid.org/0000-0003-1996-1234"},"institutions":[{"id":"https://openalex.org/I4210086503","display_name":"ABB (Sweden)","ror":"https://ror.org/0033n4009","country_code":"SE","type":"company","lineage":["https://openalex.org/I4210086503","https://openalex.org/I885143765"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Tiberiu Seceleanu","raw_affiliation_strings":["ABB, ABB AB Corporate Research, Vasteras, Sweden","ABB AB, Corporate Research, ABB, V\u00e4ster\u00e5s, Sweden"],"affiliations":[{"raw_affiliation_string":"ABB, ABB AB Corporate Research, Vasteras, Sweden","institution_ids":["https://openalex.org/I4210086503"]},{"raw_affiliation_string":"ABB AB, Corporate Research, ABB, V\u00e4ster\u00e5s, Sweden","institution_ids":["https://openalex.org/I4210086503"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010197626"],"corresponding_institution_ids":["https://openalex.org/I1323252656"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.55216188,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"331","last_page":"334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9861999750137329,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8392159938812256},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8388074636459351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8060126900672913},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6516538858413696},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5805631279945374},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4952334463596344},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4111762046813965},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.41052526235580444},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06798729300498962}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8392159938812256},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8388074636459351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8060126900672913},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6516538858413696},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5805631279945374},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4952334463596344},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4111762046813965},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.41052526235580444},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06798729300498962},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccp.2011.6047891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccp.2011.6047891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 7th International Conference on Intelligent Computer Communication and Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1597755753","https://openalex.org/W1986698883","https://openalex.org/W2124870639","https://openalex.org/W6635964534","https://openalex.org/W6646934341"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W1980880150","https://openalex.org/W2106200299","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W325986762","https://openalex.org/W2092845486","https://openalex.org/W4237297230","https://openalex.org/W2123607806"],"abstract_inverted_index":{"Real":[0],"time":[1],"edge":[2,55],"detection":[3,56],"is":[4,13,17],"required":[5],"in":[6,24,71,86],"many":[7],"embedded":[8,33],"systems":[9,34],"where":[10],"execution":[11],"speed":[12],"critical.":[14],"This":[15],"task":[16],"intensely":[18],"computational":[19],"but":[20],"highly":[21],"parallelizable":[22],"and,":[23],"order":[25],"to":[26],"satisfy":[27],"the":[28,72,87],"real-time":[29,53],"requirements,":[30],"using":[31,57],"multiprocessor-based":[32],"can":[35],"be":[36],"a":[37,45,67,75,82,90,98],"viable":[38],"solution.":[39],"In":[40],"this":[41],"paper":[42],"we":[43,64],"propose":[44],"MPSoC":[46],"hardware":[47],"and":[48,59,81],"software":[49],"co-design":[50],"method":[51],"for":[52],"Sobel":[54],"FPGA":[58],"IP":[60],"blocks.":[61],"The":[62],"experiments":[63],"performed":[65],"show":[66],"speed-up":[68,83],"of":[69,74,84,89],"1.71":[70],"case":[73,88],"multiprocessor":[76,91],"system":[77,92],"with":[78,93],"two":[79],"processors":[80],"3.48":[85],"four":[94],"processing":[95],"cores,":[96],"versus":[97],"single":[99],"processor":[100],"system.":[101]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}