{"id":"https://openalex.org/W2492231947","doi":"https://doi.org/10.1109/iccomm.2016.7528313","title":"First steps towards designing a compact language for the description of logic circuits","display_name":"First steps towards designing a compact language for the description of logic circuits","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2492231947","doi":"https://doi.org/10.1109/iccomm.2016.7528313","mag":"2492231947"},"language":"en","primary_location":{"id":"doi:10.1109/iccomm.2016.7528313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccomm.2016.7528313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Communications (COMM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081375331","display_name":"Florin-Marian Birleanu","orcid":"https://orcid.org/0000-0002-6503-4143"},"institutions":[{"id":"https://openalex.org/I185286233","display_name":"University of Pitesti","ror":"https://ror.org/058b16x44","country_code":"RO","type":"education","lineage":["https://openalex.org/I185286233"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Florin-Marian Birleanu","raw_affiliation_strings":["Department of Electronics, University of Pitesti, Pitesti, Romania"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of Pitesti, Pitesti, Romania","institution_ids":["https://openalex.org/I185286233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012874673","display_name":"Bogdan\u2013Adrian Enache","orcid":"https://orcid.org/0000-0001-9979-3837"},"institutions":[{"id":"https://openalex.org/I185286233","display_name":"University of Pitesti","ror":"https://ror.org/058b16x44","country_code":"RO","type":"education","lineage":["https://openalex.org/I185286233"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Bogdan-Adrian Enache","raw_affiliation_strings":["Department of Electronics, University of Pitesti, Pitesti, Romania"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of Pitesti, Pitesti, Romania","institution_ids":["https://openalex.org/I185286233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040107959","display_name":"Magdalena Alexandra","orcid":null},"institutions":[{"id":"https://openalex.org/I185286233","display_name":"University of Pitesti","ror":"https://ror.org/058b16x44","country_code":"RO","type":"education","lineage":["https://openalex.org/I185286233"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Magdalena Alexandra","raw_affiliation_strings":["Universitatea din Pitesti, Pitesti, RO"],"affiliations":[{"raw_affiliation_string":"Universitatea din Pitesti, Pitesti, RO","institution_ids":["https://openalex.org/I185286233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5081375331"],"corresponding_institution_ids":["https://openalex.org/I185286233"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56913374,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"357","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.839101254940033},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8203723430633545},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.7542786598205566},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6525962948799133},{"id":"https://openalex.org/keywords/design-language","display_name":"Design language","score":0.5754156112670898},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5431243181228638},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.49790334701538086},{"id":"https://openalex.org/keywords/syntax","display_name":"Syntax","score":0.47380489110946655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4691580533981323},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.41760313510894775},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.37855803966522217},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3538731336593628},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3298496603965759},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26378417015075684},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25902456045150757},{"id":"https://openalex.org/keywords/natural-language-processing","display_name":"Natural language processing","score":0.18413156270980835},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10850173234939575},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08840277791023254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08118957281112671}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.839101254940033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8203723430633545},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.7542786598205566},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6525962948799133},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.5754156112670898},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5431243181228638},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.49790334701538086},{"id":"https://openalex.org/C60048249","wikidata":"https://www.wikidata.org/wiki/Q37437","display_name":"Syntax","level":2,"score":0.47380489110946655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4691580533981323},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.41760313510894775},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37855803966522217},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3538731336593628},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3298496603965759},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26378417015075684},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25902456045150757},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.18413156270980835},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10850173234939575},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08840277791023254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08118957281112671},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccomm.2016.7528313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccomm.2016.7528313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Communications (COMM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1533978867","https://openalex.org/W1981328100","https://openalex.org/W2072912324","https://openalex.org/W2493825878","https://openalex.org/W2745021136"],"related_works":["https://openalex.org/W2082283494","https://openalex.org/W2534549730","https://openalex.org/W1843355381","https://openalex.org/W1530924151","https://openalex.org/W9221892","https://openalex.org/W1873290954","https://openalex.org/W2167874369","https://openalex.org/W2622383884","https://openalex.org/W2363829830","https://openalex.org/W2393637001"],"abstract_inverted_index":{"The":[0,43],"paper":[1],"introduces":[2],"a":[3,35],"new":[4,63],"hardware":[5],"description":[6,54],"language,":[7],"especially":[8],"designed":[9],"to":[10,15,22,26,75],"be":[11],"extremely":[12],"concise":[13],"compared":[14],"the":[16,24,28,47,52,62],"VHDL":[17],"language.":[18],"Its":[19],"purpose":[20],"is":[21],"allow":[23],"designer":[25],"tackle":[27],"problem":[29],"of":[30,55,60],"digital":[31],"circuit":[32],"prototyping":[33],"in":[34],"faster,":[36],"more":[37],"compact,":[38],"uniform":[39],"and":[40,50],"higher-level":[41],"manner.":[42],"proposed":[44],"language":[45,64],"reduces":[46],"syntax":[48],"redundancy":[49],"facilitates":[51],"rapid":[53],"frequently":[56],"used":[57],"functionalities.":[58],"Examples":[59],"using":[61],"are":[65],"presented,":[66],"as":[67,69],"well":[68],"some":[70],"guidelines":[71],"for":[72],"translating":[73],"it":[74],"VHDL.":[76]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}