{"id":"https://openalex.org/W2477582050","doi":"https://doi.org/10.1109/iccomm.2016.7528288","title":"A new VLSI algorithm for a high-throughput implementation of type IV DCT","display_name":"A new VLSI algorithm for a high-throughput implementation of type IV DCT","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2477582050","doi":"https://doi.org/10.1109/iccomm.2016.7528288","mag":"2477582050"},"language":"en","primary_location":{"id":"doi:10.1109/iccomm.2016.7528288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccomm.2016.7528288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Communications (COMM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009246558","display_name":"Doru Florin Chiper","orcid":"https://orcid.org/0000-0002-3322-4663"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Doru Florin Chiper","raw_affiliation_strings":["Dept. of Applied Electronics and Inteligent Systems, Technical University \u201cGh. Asachi\u201d, Iasi, Romania","Dept. of Applied Electronics and Inteligent Systems, Technical University \"Gh. Asachi\", Iasi, Romania"],"affiliations":[{"raw_affiliation_string":"Dept. of Applied Electronics and Inteligent Systems, Technical University \u201cGh. Asachi\u201d, Iasi, Romania","institution_ids":["https://openalex.org/I4210108695"]},{"raw_affiliation_string":"Dept. of Applied Electronics and Inteligent Systems, Technical University \"Gh. Asachi\", Iasi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5009246558"],"corresponding_institution_ids":["https://openalex.org/I4210108695"],"apc_list":null,"apc_paid":null,"fwci":1.0087,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.76509468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.9290351271629333},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.894611120223999},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6894197463989258},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6597194671630859},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.656670331954956},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.610937774181366},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5815089344978333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5087340474128723},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4404429495334625},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.4282555878162384},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3600826561450958},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22241172194480896},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2055799961090088},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09731200337409973}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.9290351271629333},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.894611120223999},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6894197463989258},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6597194671630859},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.656670331954956},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.610937774181366},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5815089344978333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5087340474128723},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4404429495334625},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.4282555878162384},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3600826561450958},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22241172194480896},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2055799961090088},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09731200337409973},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccomm.2016.7528288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccomm.2016.7528288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Communications (COMM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1506383559","https://openalex.org/W1536599844","https://openalex.org/W1604949508","https://openalex.org/W1970975843","https://openalex.org/W1971118267","https://openalex.org/W1976370567","https://openalex.org/W1985491999","https://openalex.org/W2027735369","https://openalex.org/W2070204827","https://openalex.org/W2093708924","https://openalex.org/W2105613219","https://openalex.org/W2111513816","https://openalex.org/W2141193703","https://openalex.org/W2145597004","https://openalex.org/W2145695757","https://openalex.org/W2165634116","https://openalex.org/W2172119162","https://openalex.org/W6685311839"],"related_works":["https://openalex.org/W2165313046","https://openalex.org/W2094130026","https://openalex.org/W2022568231","https://openalex.org/W2143176207","https://openalex.org/W2038682752","https://openalex.org/W1988237207","https://openalex.org/W2127996712","https://openalex.org/W2592499194","https://openalex.org/W2142131433","https://openalex.org/W2160876944"],"abstract_inverted_index":{"A":[0,70],"new":[1,7,35],"design":[2],"approach":[3],"based":[4],"on":[5],"a":[6,15,34,49,55,81,87,88],"VLSI":[8,52,71],"algorithm":[9,61],"for":[10],"high":[11,50],"speed":[12],"applications":[13],"of":[14,39],"prime":[16],"length":[17,26],"type":[18,40],"IV":[19,41],"discrete":[20,42],"cosine":[21,43],"transform":[22,44],"that":[23,46,79],"uses":[24,33],"short":[25],"cycle":[27],"convolution":[28],"structures":[29],"is":[30,62],"presented.":[31],"It":[32],"parallel":[36],"decomposition":[37],"method":[38],"(DCT)":[45],"leads":[47],"to":[48],"throughput":[51],"implementation":[53,72],"with":[54,73,86],"low":[56,89],"hardware":[57],"cost.":[58],"The":[59],"proposed":[60],"efficiently":[63],"mapped":[64],"onto":[65],"two":[66],"linear":[67],"systolic":[68],"arrays.":[69],"good":[74],"performances":[75],"can":[76],"be":[77],"obtained":[78],"has":[80],"modular":[82],"and":[83,92,94],"regular":[84,95],"structure":[85],"I/O":[90],"cost":[91],"local":[93],"interconnections.":[96]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}