{"id":"https://openalex.org/W2054380271","doi":"https://doi.org/10.1109/iccnc.2014.6785453","title":"High-throughput programmable systolic array FFT architecture and FPGA implementations","display_name":"High-throughput programmable systolic array FFT architecture and FPGA implementations","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W2054380271","doi":"https://doi.org/10.1109/iccnc.2014.6785453","mag":"2054380271"},"language":"en","primary_location":{"id":"doi:10.1109/iccnc.2014.6785453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccnc.2014.6785453","pdf_url":null,"source":{"id":"https://openalex.org/S4306497883","display_name":"2014 International Conference on Computing, Networking and Communications (ICNC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Computing, Networking and Communications (ICNC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037206551","display_name":"J.G. Nash","orcid":"https://orcid.org/0000-0001-6525-5707"},"institutions":[{"id":"https://openalex.org/I178232147","display_name":"Guizhou University","ror":"https://ror.org/02wmsc916","country_code":"CN","type":"education","lineage":["https://openalex.org/I178232147"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"J. Greg Nash","raw_affiliation_strings":["College of Foreign Languages, Guizhou University, Guiyang, P.R China","Centar LLC, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Foreign Languages, Guizhou University, Guiyang, P.R China","institution_ids":["https://openalex.org/I178232147"]},{"raw_affiliation_string":"Centar LLC, Los Angeles, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037206551"],"corresponding_institution_ids":["https://openalex.org/I178232147"],"apc_list":null,"apc_paid":null,"fwci":0.5514,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.63862928,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"878","last_page":"884"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9864000082015991,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7377082109451294},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7150263786315918},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6809136271476746},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.673976719379425},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.5328598022460938},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5280704498291016},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48941078782081604},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47581058740615845},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4612857401371002},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4353083372116089},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4205012917518616},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.3416329026222229},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2994033992290497},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.28009992837905884},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14924708008766174},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12564170360565186},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1192406713962555},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09460422396659851},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09331104159355164}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7377082109451294},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7150263786315918},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6809136271476746},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.673976719379425},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.5328598022460938},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5280704498291016},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48941078782081604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47581058740615845},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4612857401371002},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4353083372116089},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4205012917518616},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.3416329026222229},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2994033992290497},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28009992837905884},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14924708008766174},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12564170360565186},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1192406713962555},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09460422396659851},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09331104159355164},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccnc.2014.6785453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccnc.2014.6785453","pdf_url":null,"source":{"id":"https://openalex.org/S4306497883","display_name":"2014 International Conference on Computing, Networking and Communications (ICNC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Computing, Networking and Communications (ICNC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1989959551","https://openalex.org/W2008529837","https://openalex.org/W2025811529","https://openalex.org/W2037949798","https://openalex.org/W2061116754","https://openalex.org/W2125231476","https://openalex.org/W2135440536","https://openalex.org/W2136707745","https://openalex.org/W2156912108","https://openalex.org/W2158117733","https://openalex.org/W2169809672"],"related_works":["https://openalex.org/W2128088646","https://openalex.org/W2347854075","https://openalex.org/W1988993989","https://openalex.org/W2038682752","https://openalex.org/W2592499194","https://openalex.org/W1941409175","https://openalex.org/W2142131433","https://openalex.org/W2132614232","https://openalex.org/W2739720767","https://openalex.org/W2105613219"],"abstract_inverted_index":{"A":[0],"small,":[1],"fine-grained":[2],"systolic":[3],"FFT":[4,57],"architecture":[5,128],"is":[6,9,73],"described":[7],"that":[8,72],"fast,":[10],"programmable,":[11],"can":[12],"do":[13],"non-power-of-two":[14,65],"DFTs,":[15],"and":[16,50,62,90,98],"provides":[17,129],"a":[18,23,54,64,80],"higher":[19,92,118],"signal-to-noise":[20],"ratio":[21],"for":[22,59,67],"given":[24],"fixed-point":[25],"word":[26],"length":[27],"than":[28,94,119],"traditional":[29],"block":[30],"floating":[31],"point":[32],"approaches.":[33],"To":[34],"demonstrate":[35,87],"the":[36,95,124,127,134],"basic":[37],"architecture,":[38],"several":[39],"designs":[40],"were":[41],"implemented":[42],"using":[43],"65nm":[44],"FPGA":[45],"technology:":[46],"(1)":[47],"fixed-size":[48],"256-point":[49],"1024-point":[51],"circuits;":[52],"(2)":[53],"power-of-two":[55],"variable":[56],"circuit":[58,66,122],"LTE":[60,68],"OFDM;":[61],"(3)":[63],"SC-FDMA":[69],"DFT":[70],"computations,":[71],"programmed":[74],"by":[75,132],"entering":[76],"parameter":[77],"values":[78],"into":[79],"single":[81],"ROM":[82],"memory.":[83],"These":[84,106],"three":[85],"circuits":[86,107],">37%,":[88],"62%":[89],">100%":[91],"throughputs":[93],"other":[96,121],"pipelined":[97],"memory-based":[99],"FFTs":[100],"to":[101],"which":[102],"they":[103],"are":[104],"compared.":[105],"run":[108],"at":[109],"clocks":[110],"speeds":[111],"as":[112,114],"high":[113],"566":[115],"MHz,":[116],"46%":[117],"any":[120],"in":[123],"comparisons.":[125],"Finally,":[126],"scalable":[130],"throughput":[131],"increasing":[133],"array":[135],"size.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}