{"id":"https://openalex.org/W7141265971","doi":"https://doi.org/10.1109/icce67443.2026.11449813","title":"Flip-flop resource expansion method for FPGAs using latches created on look-up tables","display_name":"Flip-flop resource expansion method for FPGAs using latches created on look-up tables","publication_year":2026,"publication_date":"2026-02-03","ids":{"openalex":"https://openalex.org/W7141265971","doi":"https://doi.org/10.1109/icce67443.2026.11449813"},"language":null,"primary_location":{"id":"doi:10.1109/icce67443.2026.11449813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce67443.2026.11449813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5130810895","display_name":"Ayumu Ogura","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Ayumu Ogura","raw_affiliation_strings":["Okayama University,Graduate School of Environmental, Life, Natural Science and Technology,Okayama,Japan,700-8530"],"affiliations":[{"raw_affiliation_string":"Okayama University,Graduate School of Environmental, Life, Natural Science and Technology,Okayama,Japan,700-8530","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130724027","display_name":"Minoru Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Minoru Watanabe","raw_affiliation_strings":["Okayama University,Graduate School of Environmental, Life, Natural Science and Technology,Okayama,Japan,700-8530"],"affiliations":[{"raw_affiliation_string":"Okayama University,Graduate School of Environmental, Life, Natural Science and Technology,Okayama,Japan,700-8530","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5130733852","display_name":"Nobuya Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuya Watanabe","raw_affiliation_strings":["Okayama University,Graduate School of Environmental, Life, Natural Science and Technology,Okayama,Japan,700-8530"],"affiliations":[{"raw_affiliation_string":"Okayama University,Graduate School of Environmental, Life, Natural Science and Technology,Okayama,Japan,700-8530","institution_ids":["https://openalex.org/I163770644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5130810895"],"corresponding_institution_ids":["https://openalex.org/I163770644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.92447303,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3176000118255615,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3176000118255615,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.11710000038146973,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.07159999758005142,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4602999985218048},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.36039999127388},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.34220001101493835},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.28769999742507935},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.2709999978542328}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6164000034332275},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4602999985218048},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38260000944137573},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.36039999127388},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.34220001101493835},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32589998841285706},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.28769999742507935},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2816999852657318},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.2709999978542328},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.258899986743927}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce67443.2026.11449813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce67443.2026.11449813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.4315696656703949}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2011647964","https://openalex.org/W2042808645","https://openalex.org/W2161314050","https://openalex.org/W4312399320","https://openalex.org/W4408862823"],"related_works":[],"abstract_inverted_index":{"Applications":[0],"for":[1,36,98],"pipeline":[2],"processing":[3,6],"or":[4],"image":[5],"using":[7,39,70,104],"the":[8,25,61,68,78,95],"latest":[9],"field":[10],"programmable":[11,72],"gate":[12],"arrays":[13],"(FPGAs)":[14],"often":[15],"require":[16],"a":[17,31,88,99],"number":[18],"of":[19,82],"delay-type":[20],"flip-flops":[21,26],"(D-FFs).":[22],"To":[23,74],"increase":[24,56],"resource,":[27],"this":[28,52,76,105],"paper":[29,93],"proposes":[30],"flip-flop":[32],"resource":[33],"expansion":[34],"method":[35,53],"current":[37],"FPGAs":[38],"primary":[40,83],"and":[41,84],"secondary":[42,85],"latches":[43,86],"created":[44],"on":[45],"look-up":[46],"tables":[47],"as":[48],"additional":[49,79],"D-FFs.":[50],"However,":[51],"causes":[54],"an":[55],"in":[57],"clock":[58,62,90],"skew":[59],"because":[60],"signal":[63],"must":[64],"be":[65],"supplied":[66],"to":[67],"LUT":[69],"general-purpose":[71],"wiring.":[73],"address":[75],"problem,":[77],"D-FFs":[80],"consisting":[81],"use":[87],"two-phase":[89],"signal.":[91],"This":[92],"presents":[94],"demonstration":[96],"results":[97],"large":[100],"shift":[101],"register":[102],"circuit":[103],"proposed":[106],"method.":[107]},"counts_by_year":[],"updated_date":"2026-03-29T06:01:01.467347","created_date":"2026-03-28T00:00:00"}