{"id":"https://openalex.org/W7141136167","doi":"https://doi.org/10.1109/icce67443.2026.11449643","title":"Mono Instruction Set Computer design using a high-level hardware description language","display_name":"Mono Instruction Set Computer design using a high-level hardware description language","publication_year":2026,"publication_date":"2026-02-03","ids":{"openalex":"https://openalex.org/W7141136167","doi":"https://doi.org/10.1109/icce67443.2026.11449643"},"language":null,"primary_location":{"id":"doi:10.1109/icce67443.2026.11449643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce67443.2026.11449643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5130733852","display_name":"Nobuya Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Nobuya Watanabe","raw_affiliation_strings":["Okayama University,Faculty of Environment, Life, Natural Science and Technology"],"affiliations":[{"raw_affiliation_string":"Okayama University,Faculty of Environment, Life, Natural Science and Technology","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5130724027","display_name":"Minoru Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Minoru Watanabe","raw_affiliation_strings":["Okayama University,Faculty of Environment, Life, Natural Science and Technology"],"affiliations":[{"raw_affiliation_string":"Okayama University,Faculty of Environment, Life, Natural Science and Technology","institution_ids":["https://openalex.org/I163770644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5130733852"],"corresponding_institution_ids":["https://openalex.org/I163770644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.9568254,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7469000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7469000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.07750000059604645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0364999994635582,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5604000091552734},{"id":"https://openalex.org/keywords/computer-design","display_name":"Computer design","score":0.446399986743927},{"id":"https://openalex.org/keywords/high-level-programming-language","display_name":"High-level programming language","score":0.3395000100135803},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.290800005197525},{"id":"https://openalex.org/keywords/design-language","display_name":"Design language","score":0.2904999852180481},{"id":"https://openalex.org/keywords/low-level-programming-language","display_name":"Low-level programming language","score":0.28029999136924744}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7645999789237976},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5888000130653381},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5604000091552734},{"id":"https://openalex.org/C2988810909","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer design","level":2,"score":0.446399986743927},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36239999532699585},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.3395000100135803},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.290800005197525},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.2904999852180481},{"id":"https://openalex.org/C124577441","wikidata":"https://www.wikidata.org/wiki/Q558937","display_name":"Low-level programming language","level":5,"score":0.28029999136924744},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2624000012874603},{"id":"https://openalex.org/C206674616","wikidata":"https://www.wikidata.org/wiki/Q7038222","display_name":"Program Design Language","level":2,"score":0.2603999972343445},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.259799987077713},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25130000710487366},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce67443.2026.11449643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce67443.2026.11449643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2593167698","https://openalex.org/W4387473943","https://openalex.org/W4392248381","https://openalex.org/W4408862113","https://openalex.org/W4409754713"],"related_works":[],"abstract_inverted_index":{"Reduced":[0],"instruction":[1,19,47],"set":[2,20,48],"computer":[3,49],"(RISC)":[4],"processors":[5,83,145],"are":[6],"built":[7],"on":[8,58,147],"the":[9,18,39,54,151,168],"philosophy":[10],"of":[11,16,56,80],"eliminating":[12],"complex":[13],"instructions":[14,57],"and":[15,91],"limiting":[17],"to":[21,61,76,108],"only":[22,70],"simple":[23],"operations,":[24],"thereby":[25],"emphasizing":[26],"fast":[27],"execution.":[28],"This":[29,165],"approach":[30],"has":[31,159],"been":[32,116,160],"adopted":[33],"in":[34,74],"many":[35],"modern":[36],"processors.":[37,138],"Extending":[38],"RISC":[40],"concept":[41],"even":[42],"further,":[43],"we":[44,114,142],"propose":[45],"mono":[46],"(MISC)":[50],"architecture,":[51],"which":[52],"constrains":[53],"number":[55],"a":[59,62,66,71,78,88,103],"processor":[60,68,106,149],"single":[63,72],"instruction.":[64],"Because":[65],"MISC":[67,82,105,137,144],"contains":[69],"instruction,":[73],"order":[75],"execute":[77],"variety":[79],"instructions,":[81],"must":[84,94],"be":[85,95],"implemented":[86,161],"onto":[87,162],"programmable":[89],"architecture":[90],"its":[92],"configuration":[93],"done":[96],"frequently.":[97],"Existing":[98],"FPGAs":[99],"can":[100,131],"not":[101],"achieve":[102],"high-performance":[104],"due":[107],"their":[109],"long":[110],"reconfiguration":[111],"time.":[112],"Therefore,":[113],"have":[115],"developing":[117],"an":[118,133,163],"optically":[119],"reconfigurable":[120],"gate":[121],"array":[122],"(ORGA)":[123],"that":[124],"supports":[125],"high-speed":[126],"dynamic":[127],"reconfiguration.":[128],"The":[129,157],"ORGA":[130],"realize":[132],"ideal":[134],"platform":[135],"for":[136],"In":[139],"this":[140],"research,":[141],"designed":[143],"based":[146],"RISC-V":[148],"using":[150],"high-level":[152],"hardware":[153],"description":[154],"language":[155],"FSL.":[156],"design":[158],"FPGA.":[164],"paper":[166],"presents":[167],"evaluated":[169],"results.":[170]},"counts_by_year":[],"updated_date":"2026-03-29T06:01:01.467347","created_date":"2026-03-28T00:00:00"}