{"id":"https://openalex.org/W7141611910","doi":"https://doi.org/10.1109/icce67443.2026.11449620","title":"A Low-Phase Noise, Low-Power PFD Circuit Using GDI and Pass Transistor Logic with PVT tolerance","display_name":"A Low-Phase Noise, Low-Power PFD Circuit Using GDI and Pass Transistor Logic with PVT tolerance","publication_year":2026,"publication_date":"2026-02-03","ids":{"openalex":"https://openalex.org/W7141611910","doi":"https://doi.org/10.1109/icce67443.2026.11449620"},"language":null,"primary_location":{"id":"doi:10.1109/icce67443.2026.11449620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce67443.2026.11449620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045062034","display_name":"Dheeraj Singh Rajput","orcid":null},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Dheeraj Singh Rajput","raw_affiliation_strings":["MNIT Jaipur,Department of ECE,Rajasthan,India"],"affiliations":[{"raw_affiliation_string":"MNIT Jaipur,Department of ECE,Rajasthan,India","institution_ids":["https://openalex.org/I83205935"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130782141","display_name":"Bharat Choudhary","orcid":null},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bharat Choudhary","raw_affiliation_strings":["MNIT Jaipur,Department of ECE,Rajasthan,India"],"affiliations":[{"raw_affiliation_string":"MNIT Jaipur,Department of ECE,Rajasthan,India","institution_ids":["https://openalex.org/I83205935"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130745996","display_name":"Archana Singhal","orcid":null},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Archana Singhal","raw_affiliation_strings":["MNIT Jaipur,Department of ECE,Rajasthan,India"],"affiliations":[{"raw_affiliation_string":"MNIT Jaipur,Department of ECE,Rajasthan,India","institution_ids":["https://openalex.org/I83205935"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5130801497","display_name":"D. Boolchandani","orcid":null},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"D. Boolchandani","raw_affiliation_strings":["MNIT Jaipur,Department of ECE,Rajasthan,India"],"affiliations":[{"raw_affiliation_string":"MNIT Jaipur,Department of ECE,Rajasthan,India","institution_ids":["https://openalex.org/I83205935"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045062034"],"corresponding_institution_ids":["https://openalex.org/I83205935"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.93098983,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.35740000009536743,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.35740000009536743,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.3116999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.1655000001192093,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4122999906539917},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.334199994802475},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.31369999051094055},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.3082999885082245},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.2976999878883362}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45590001344680786},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44699999690055847},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4122999906539917},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3871999979019165},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3544999957084656},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.334199994802475},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.31369999051094055},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.3082999885082245},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.2976999878883362},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2955000102519989},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25380000472068787},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2515000104904175}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce67443.2026.11449620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce67443.2026.11449620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8533058762550354,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1571803186","https://openalex.org/W2005120973","https://openalex.org/W2077683903","https://openalex.org/W2085194455","https://openalex.org/W2108537242","https://openalex.org/W2137480583","https://openalex.org/W2147721077","https://openalex.org/W2691797761","https://openalex.org/W2792967564","https://openalex.org/W2949172319","https://openalex.org/W2971508879","https://openalex.org/W2979324006","https://openalex.org/W2991849474","https://openalex.org/W3034899143","https://openalex.org/W4308974845","https://openalex.org/W4391147668","https://openalex.org/W4402625220","https://openalex.org/W4403675587","https://openalex.org/W4409147112","https://openalex.org/W4410296175","https://openalex.org/W4412872821","https://openalex.org/W4416242041"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,70,80,109],"novel":[4],"Phase":[5],"Frequency":[6],"Detector":[7],"(PFD)":[8],"architecture":[9],"that":[10],"effectively":[11],"eliminates":[12],"dead":[13],"and":[14,41,87,131,142],"blind":[15],"zone":[16],"issues":[17],"by":[18],"removing":[19],"the":[20,25,57,62,95,106,121,146],"reset":[21],"path,":[22],"thereby":[23],"improving":[24],"acquisition":[26],"speed":[27],"of":[28,84,92,99,105,113,120],"Phase-Locked":[29],"Loop":[30],"(PLL)":[31],"systems.":[32],"The":[33,74,102,118],"proposed":[34,147],"uses":[35],"gate":[36],"diffusion":[37],"input":[38],"(GDI)":[39],"logic":[40,44],"pass":[42],"transistor":[43],"to":[45],"achieve":[46],"high-speed":[47,154],"operation":[48],"using":[49,56],"only":[50,89],"nine":[51],"transistors.":[52],"Simulations":[53],"are":[54],"performed":[55],"Cadence":[58],"Virtuoso":[59],"platform":[60],"with":[61,94],"SCL":[63],"PDK":[64],"180":[65],"nm":[66],"CMOS":[67],"technology":[68],"at":[69],"1.8":[71],"V":[72],"supply.":[73],"PFD":[75,148],"shows":[76],"excellent":[77],"performance,":[78,145],"achieving":[79],"low":[81,139],"phase":[82],"noise":[83,144],"\u2212157.29":[85],"dBc/Hz":[86],"consuming":[88],"5.39":[90],"\u00b5W":[91],"power,":[93],"maximum":[96],"operating":[97],"frequency":[98],"4.56":[100],"GHz.":[101],"physical":[103],"layout":[104],"design":[107,122],"occupies":[108],"compact":[110,137],"silicon":[111],"area":[112],"78.19":[114],"\u00b5m<sup":[115],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[116],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[117],"robustness":[119],"is":[123,149],"validated":[124],"through":[125],"PVT":[126],"(Process,":[127],"Voltage,":[128],"Temperature)":[129],"analysis":[130],"Monte":[132],"Carlo":[133],"simulations.":[134],"With":[135],"its":[136],"structure,":[138],"power":[140],"usage,":[141],"better":[143],"well-suited":[150],"for":[151],"next-generation":[152],"low-jitter,":[153],"PLL":[155],"applications.":[156]},"counts_by_year":[],"updated_date":"2026-03-29T06:01:01.467347","created_date":"2026-03-28T00:00:00"}