{"id":"https://openalex.org/W4408862411","doi":"https://doi.org/10.1109/icce63647.2025.10930101","title":"Triple Modular Redundancy Logic Design from High-Level Hardware Description","display_name":"Triple Modular Redundancy Logic Design from High-Level Hardware Description","publication_year":2025,"publication_date":"2025-01-11","ids":{"openalex":"https://openalex.org/W4408862411","doi":"https://doi.org/10.1109/icce63647.2025.10930101"},"language":"en","primary_location":{"id":"doi:10.1109/icce63647.2025.10930101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce63647.2025.10930101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064320302","display_name":"Nobuya Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Nobuya Watanabe","raw_affiliation_strings":["Okayama University,Faculty of Environment, Life, Natural Science and Technology"],"affiliations":[{"raw_affiliation_string":"Okayama University,Faculty of Environment, Life, Natural Science and Technology","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113590716","display_name":"Minoru Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Minoru Watanabe","raw_affiliation_strings":["Okayama University,Faculty of Environment, Life, Natural Science and Technology"],"affiliations":[{"raw_affiliation_string":"Okayama University,Faculty of Environment, Life, Natural Science and Technology","institution_ids":["https://openalex.org/I163770644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064320302"],"corresponding_institution_ids":["https://openalex.org/I163770644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05892678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9564999938011169,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7125893235206604},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7087792158126831},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6292790174484253},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6153944134712219},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4709395170211792},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47034671902656555},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.448234498500824},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42929595708847046},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4180341362953186},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32495254278182983},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2628100514411926},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2514777183532715},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.24705684185028076},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14601707458496094},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07639679312705994}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7125893235206604},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7087792158126831},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6292790174484253},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6153944134712219},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4709395170211792},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47034671902656555},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.448234498500824},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42929595708847046},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4180341362953186},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32495254278182983},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2628100514411926},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2514777183532715},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24705684185028076},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14601707458496094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07639679312705994}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce63647.2025.10930101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce63647.2025.10930101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W2086054919","https://openalex.org/W4240172596","https://openalex.org/W4385080010"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W2797678940","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2491217195","https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W2081132365"],"abstract_inverted_index":{"Radiation-hardened":[0],"processors":[1],"are":[2,67],"required":[3],"to":[4,38,114,128],"be":[5],"incorporated":[6],"into":[7],"equipment":[8],"that":[9,73],"operates":[10],"in":[11,17],"high":[12,19,40],"radiation":[13,41],"environments":[14],"such":[15],"as":[16],"space,":[18],"energy":[20],"physics":[21],"experiments":[22],"and":[23,63,88,91],"nuclear":[24],"power":[25],"plants.":[26],"Triple":[27],"modular":[28],"redundancy":[29],"(TMR)":[30],"is":[31,59,76,105],"one":[32],"of":[33,43],"the":[34,57,70,79],"most":[35],"popular":[36],"ways":[37],"achieve":[39],"tolerance":[42],"a":[44,49,106,112,120,130],"VLSI":[45],"chip":[46],"made":[47],"by":[48,78],"commercial":[50],"standard":[51],"CMOS":[52],"process":[53],"technology.":[54],"Using":[55],"TMR,":[56],"circuit":[58],"replicated":[60],"three":[61],"times":[62],"majority":[64,93],"voting":[65,94],"circuits":[66,90],"inserted":[68],"on":[69,100],"outputs":[71],"so":[72],"correct":[74],"value":[75],"generated":[77],"TMR.":[80],"When":[81],"designing":[82],"TMR":[83,117],"logic,":[84],"designers":[85,127],"triple":[86],"flip-flops":[87],"logic":[89,118],"insert":[92],"circuits.":[95],"Performing":[96],"this":[97],"design":[98,116,134],"manually":[99],"register":[101],"transfer":[102],"level":[103,133],"(RTL)":[104],"heavy":[107],"work.":[108],"Therefore,":[109],"we":[110],"propose":[111],"method":[113],"easily":[115],"using":[119],"hardware":[121],"description":[122],"language":[123],"(HDL)":[124],"which":[125],"allows":[126],"do":[129],"higher":[131],"behavioral":[132],"rather":[135],"than":[136],"RTL.":[137]},"counts_by_year":[],"updated_date":"2025-12-28T23:10:05.387466","created_date":"2025-10-10T00:00:00"}