{"id":"https://openalex.org/W4408861020","doi":"https://doi.org/10.1109/icce63647.2025.10929941","title":"Realization of Wafer-Scale VLSI Using Optical Configuration Architecture","display_name":"Realization of Wafer-Scale VLSI Using Optical Configuration Architecture","publication_year":2025,"publication_date":"2025-01-11","ids":{"openalex":"https://openalex.org/W4408861020","doi":"https://doi.org/10.1109/icce63647.2025.10929941"},"language":"en","primary_location":{"id":"doi:10.1109/icce63647.2025.10929941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce63647.2025.10929941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025874257","display_name":"Atsushi Takata","orcid":"https://orcid.org/0000-0003-4732-6027"},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Atsushi Takata","raw_affiliation_strings":["Graduate School of Environmental, Life, Natural Science and Technology, Okayama University,Okayama,Japan,700-8530"],"affiliations":[{"raw_affiliation_string":"Graduate School of Environmental, Life, Natural Science and Technology, Okayama University,Okayama,Japan,700-8530","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101887712","display_name":"Minoru Watanabe","orcid":"https://orcid.org/0000-0002-7452-3555"},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Minoru Watanabe","raw_affiliation_strings":["Graduate School of Environmental, Life, Natural Science and Technology, Okayama University,Okayama,Japan,700-8530"],"affiliations":[{"raw_affiliation_string":"Graduate School of Environmental, Life, Natural Science and Technology, Okayama University,Okayama,Japan,700-8530","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064320302","display_name":"Nobuya Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuya Watanabe","raw_affiliation_strings":["Graduate School of Environmental, Life, Natural Science and Technology, Okayama University,Okayama,Japan,700-8530"],"affiliations":[{"raw_affiliation_string":"Graduate School of Environmental, Life, Natural Science and Technology, Okayama University,Okayama,Japan,700-8530","institution_ids":["https://openalex.org/I163770644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025874257"],"corresponding_institution_ids":["https://openalex.org/I163770644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05819799,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9840999841690063,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9840999841690063,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.9768999814987183,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.973800003528595,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.8302760124206543},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7633204460144043},{"id":"https://openalex.org/keywords/wafer-scale-integration","display_name":"Wafer-scale integration","score":0.6779791116714478},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6053074598312378},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.5545514822006226},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.4539596140384674},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44822388887405396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43854543566703796},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3817936182022095},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3458227515220642},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30857712030410767},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24305278062820435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2099687159061432},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14015603065490723}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.8302760124206543},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7633204460144043},{"id":"https://openalex.org/C2778638305","wikidata":"https://www.wikidata.org/wiki/Q7406100","display_name":"Wafer-scale integration","level":3,"score":0.6779791116714478},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6053074598312378},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.5545514822006226},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.4539596140384674},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44822388887405396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43854543566703796},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3817936182022095},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3458227515220642},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30857712030410767},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24305278062820435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2099687159061432},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14015603065490723},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce63647.2025.10929941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce63647.2025.10929941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2895588716","https://openalex.org/W3028989297"],"related_works":["https://openalex.org/W2970498257","https://openalex.org/W2140660040","https://openalex.org/W2036313051","https://openalex.org/W4400034431","https://openalex.org/W2065601166","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W101478184","https://openalex.org/W2146366317","https://openalex.org/W993605666"],"abstract_inverted_index":{"In":[0,18,82],"situations":[1],"where":[2],"many":[3],"very":[4,25],"large":[5],"scale":[6],"integrations":[7],"(VLSIs)":[8],"are":[9,32,68],"integrated":[10],"together,":[11],"communication":[12,20,46],"between":[13,21],"chips":[14,23],"disturb":[15],"performance":[16,37],"improvement.":[17],"general,":[19],"two":[22],"is":[24,57,79],"time":[26,90],"and":[27,43,95],"power":[28],"consuming.":[29],"Therefore,":[30],"we":[31,67,85,103],"considering":[33,69],"ways":[34],"to":[35,70],"improve":[36],"by":[38],"building":[39],"a":[40,105],"huge-size":[41],"VLSI":[42,56,61,73],"replacing":[44],"chip-to-chip":[45],"with":[47,108],"inside":[48],"chip":[49],"communication.":[50],"However,":[51],"realizing":[52],"of":[53,99],"the":[54,88,97],"wafer-scale":[55,60,72,100],"difficult":[58],"because":[59],"must":[62],"have":[63,86],"defect":[64],"regions.":[65],"Therefore.":[66],"realize":[71],"using":[74],"optical":[75],"configuration":[76],"architecture":[77],"which":[78],"programmable":[80],"device.":[81],"this":[83],"paper,":[84],"evaluated":[87],"delay":[89],"when":[91],"implemented":[92],"avoiding":[93],"defects,":[94],"discuss":[96],"realization":[98],"VLSI.":[101],"Also,":[102],"report":[104],"new":[106],"RHORGA-VLSI":[107],"four":[109],"clock":[110],"distributions.":[111]},"counts_by_year":[],"updated_date":"2025-12-21T23:12:01.093139","created_date":"2025-10-10T00:00:00"}