{"id":"https://openalex.org/W4408862823","doi":"https://doi.org/10.1109/icce63647.2025.10929881","title":"Demonstration of a Clock Distribution Method using Switching Matrices and a Two-Phase Clock Signal on an FPGA","display_name":"Demonstration of a Clock Distribution Method using Switching Matrices and a Two-Phase Clock Signal on an FPGA","publication_year":2025,"publication_date":"2025-01-11","ids":{"openalex":"https://openalex.org/W4408862823","doi":"https://doi.org/10.1109/icce63647.2025.10929881"},"language":"en","primary_location":{"id":"doi:10.1109/icce63647.2025.10929881","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce63647.2025.10929881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004609434","display_name":"Atsushi Ogura","orcid":"https://orcid.org/0000-0003-2008-7695"},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Ayumu Ogura","raw_affiliation_strings":["Information Technology Track, Information Technology, Electrical Engineering, and Mathematical and Data Sciences Program, Faculty of Engineering Okayama University,Okayama,Japan,700\u20138530"],"affiliations":[{"raw_affiliation_string":"Information Technology Track, Information Technology, Electrical Engineering, and Mathematical and Data Sciences Program, Faculty of Engineering Okayama University,Okayama,Japan,700\u20138530","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113590716","display_name":"Minoru Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Minoru Watanabe","raw_affiliation_strings":["Information Technology Track, Information Technology, Electrical Engineering, and Mathematical and Data Sciences Program, Faculty of Engineering Okayama University,Okayama,Japan,700\u20138530"],"affiliations":[{"raw_affiliation_string":"Information Technology Track, Information Technology, Electrical Engineering, and Mathematical and Data Sciences Program, Faculty of Engineering Okayama University,Okayama,Japan,700\u20138530","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102326922","display_name":"Nobuya Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuya Watanabe","raw_affiliation_strings":["Information Technology Track, Information Technology, Electrical Engineering, and Mathematical and Data Sciences Program, Faculty of Engineering Okayama University,Okayama,Japan,700\u20138530"],"affiliations":[{"raw_affiliation_string":"Information Technology Track, Information Technology, Electrical Engineering, and Mathematical and Data Sciences Program, Faculty of Engineering Okayama University,Okayama,Japan,700\u20138530","institution_ids":["https://openalex.org/I163770644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5004609434"],"corresponding_institution_ids":["https://openalex.org/I163770644"],"apc_list":null,"apc_paid":null,"fwci":1.4361,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.81164939,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.986299991607666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.986299991607666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9603999853134155,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9552000164985657,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6881915926933289},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5847633481025696},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5745222568511963},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5737894177436829},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5726875066757202},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5550341606140137},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.46495258808135986},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38201019167900085},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.27084600925445557},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2444470226764679},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.21751779317855835},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19653645157814026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1610257625579834},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15427443385124207},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.0719723105430603}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6881915926933289},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5847633481025696},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5745222568511963},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5737894177436829},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5726875066757202},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5550341606140137},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.46495258808135986},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38201019167900085},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.27084600925445557},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2444470226764679},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.21751779317855835},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19653645157814026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1610257625579834},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15427443385124207},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0719723105430603},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce63647.2025.10929881","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce63647.2025.10929881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5199999809265137,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1990552001","https://openalex.org/W2072187849","https://openalex.org/W2767108248","https://openalex.org/W2782053880","https://openalex.org/W2895588716","https://openalex.org/W3028989297","https://openalex.org/W3108130890","https://openalex.org/W4387473943"],"related_works":["https://openalex.org/W3013924136","https://openalex.org/W2052455055","https://openalex.org/W4386968318","https://openalex.org/W2001020839","https://openalex.org/W2147595938","https://openalex.org/W2114711633","https://openalex.org/W2090237663","https://openalex.org/W2224788396","https://openalex.org/W1506442459","https://openalex.org/W331180034"],"abstract_inverted_index":{"Very":[0],"large-scale":[1],"Integrations":[2],"(VLSIs)":[3],"are":[4,29],"vulnerable":[5],"to":[6,72],"radiation,":[7],"and":[8,19,89],"VLSIs":[9,41],"used":[10],"in":[11,46,64],"high":[12],"radiation":[13],"environments":[14],"such":[15],"as":[16],"space":[17],"environment":[18],"nuclear":[20],"power":[21],"plants":[22],"have":[23,42],"a":[24,43,55,79,85,108,114],"short":[25],"lifetime.":[26],"Therefore,":[27,71],"we":[28],"developing":[30],"radiation-hardened":[31],"optically":[32,37,94],"reconfigurable":[33,38,60,95],"gate":[34,39,96],"arrays.":[35],"Conventional":[36],"array":[40,97],"weak":[44],"point":[45],"clock":[47,57,68,81,87,101],"distribution.":[48],"This":[49,118],"problem":[50],"can":[51],"be":[52],"solved":[53],"by":[54,112],"new":[56,80],"distribution":[58,82,102],"exploiting":[59],"switching":[61,90],"matrices.":[62],"However,":[63],"this":[65,74,76],"case,":[66],"the":[67,121],"skew":[69],"increases.":[70],"solve":[73],"problem,":[75],"paper":[77,119],"proposes":[78],"method":[83,103],"using":[84,113],"two-phase":[86],"signal":[88],"matrices":[91],"on":[92,107],"an":[93],"VLSI.":[98],"The":[99],"proposed":[100],"has":[104],"been":[105],"demonstrated":[106],"Cyclone":[109],"V":[110],"FPGA":[111],"4-bit":[115],"counter":[116],"circuit.":[117],"presents":[120],"demonstration":[122],"results.":[123]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}