{"id":"https://openalex.org/W4392248495","doi":"https://doi.org/10.1109/icce59016.2024.10444339","title":"High Throughput Datapath Design for Vision Permutator FPGA Accelerator","display_name":"High Throughput Datapath Design for Vision Permutator FPGA Accelerator","publication_year":2024,"publication_date":"2024-01-06","ids":{"openalex":"https://openalex.org/W4392248495","doi":"https://doi.org/10.1109/icce59016.2024.10444339"},"language":"en","primary_location":{"id":"doi:10.1109/icce59016.2024.10444339","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icce59016.2024.10444339","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104345708","display_name":"Mari Yasunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Mari Yasunaga","raw_affiliation_strings":["Tokyo Institute of Technology,Yokohama,Japan","Tokyo Institute of Technology, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology,Yokohama,Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088321396","display_name":"Junnosuke Suzuki","orcid":"https://orcid.org/0009-0002-5273-8448"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Junnosuke Suzuki","raw_affiliation_strings":["Tokyo Institute of Technology,Yokohama,Japan","Tokyo Institute of Technology, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology,Yokohama,Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103502916","display_name":"Masato Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masato Watanabe","raw_affiliation_strings":["Tokyo Institute of Technology,Yokohama,Japan","Tokyo Institute of Technology, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology,Yokohama,Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002692556","display_name":"Kazushi Kawamura","orcid":"https://orcid.org/0000-0002-0795-2974"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazushi Kawamura","raw_affiliation_strings":["Tokyo Institute of Technology,Yokohama,Japan","Tokyo Institute of Technology, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology,Yokohama,Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026757519","display_name":"Thiem Van Chu","orcid":"https://orcid.org/0000-0002-2003-2574"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Thiem Van Chu","raw_affiliation_strings":["Tokyo Institute of Technology,Yokohama,Japan","Tokyo Institute of Technology, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology,Yokohama,Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089388923","display_name":"Masato Motomura","orcid":"https://orcid.org/0000-0003-1543-1252"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masato Motomura","raw_affiliation_strings":["Tokyo Institute of Technology,Yokohama,Japan","Tokyo Institute of Technology, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology,Yokohama,Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5104345708"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01423643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9793000221252441,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9574193954467773},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8083656430244446},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.8009747266769409},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6641494035720825},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49395328760147095},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4895816743373871},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.42403578758239746},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40270930528640747},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1871194839477539}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9574193954467773},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8083656430244446},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.8009747266769409},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6641494035720825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49395328760147095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4895816743373871},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.42403578758239746},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40270930528640747},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1871194839477539},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce59016.2024.10444339","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icce59016.2024.10444339","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W3157506437","https://openalex.org/W3212972574","https://openalex.org/W4226297238","https://openalex.org/W4226363321","https://openalex.org/W4390957287","https://openalex.org/W6795140394"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W1580556151","https://openalex.org/W2144463068","https://openalex.org/W2185915791","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309"],"abstract_inverted_index":{"Vision":[0,15,49],"multi-layer":[1],"perceptron":[2],"models":[3],"(MLPs)":[4],"have":[5],"attracted":[6],"attention":[7],"as":[8],"an":[9,45],"alternative":[10],"to":[11,36,73],"convolutional":[12],"neural":[13],"networks.":[14],"MLPs,":[16],"whose":[17],"operations":[18],"rely":[19],"mainly":[20],"on":[21],"simple":[22],"matrix":[23],"products":[24],"of":[25,59],"MLP":[26,41],"layers,":[27],"are":[28],"suitable":[29],"for":[30,48],"field-programmable":[31],"gate":[32],"arrays":[33],"(FPGAs).":[34],"Aiming":[35],"establish":[37],"a":[38,52,68],"generic":[39],"vision":[40,60],"FPGA,":[42],"we":[43],"propose":[44],"FPGA":[46],"accelerator":[47],"Permutator":[50],"(ViP),":[51],"model":[53],"that":[54,70],"captures":[55],"the":[56,74,81],"essential":[57],"features":[58],"MLPs.":[61],"Through":[62],"efficient":[63],"processing":[64],"element":[65],"design":[66,79],"and":[67],"datapath":[69],"is":[71],"adjusted":[72],"model\u2019s":[75],"structure,":[76],"our":[77],"proposed":[78],"processes":[80],"ViP\u2019s":[82],"linear":[83],"projection":[84],"layers":[85],"without":[86],"reducing":[87],"throughput.":[88]},"counts_by_year":[],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}