{"id":"https://openalex.org/W4392248359","doi":"https://doi.org/10.1109/icce59016.2024.10444278","title":"Wafer-scale VLSI realization using programmable architecture","display_name":"Wafer-scale VLSI realization using programmable architecture","publication_year":2024,"publication_date":"2024-01-06","ids":{"openalex":"https://openalex.org/W4392248359","doi":"https://doi.org/10.1109/icce59016.2024.10444278"},"language":"en","primary_location":{"id":"doi:10.1109/icce59016.2024.10444278","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icce59016.2024.10444278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025874257","display_name":"Atsushi Takata","orcid":"https://orcid.org/0000-0003-4732-6027"},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Atsushi Takata","raw_affiliation_strings":["Okayama University 3–1–1, Tushima–naka, Kita–ku,Faculty of engineering,department of information technology,Okayama,Japan,700\u20138530"],"affiliations":[{"raw_affiliation_string":"Okayama University 3–1–1, Tushima–naka, Kita–ku,Faculty of engineering,department of information technology,Okayama,Japan,700\u20138530","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101887712","display_name":"Minoru Watanabe","orcid":"https://orcid.org/0000-0002-7452-3555"},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Minoru Watanabe","raw_affiliation_strings":["Okayama University 3–1–1, Tushima–naka, Kita–ku,Faculty of engineering,department of information technology,Okayama,Japan,700\u20138530"],"affiliations":[{"raw_affiliation_string":"Okayama University 3–1–1, Tushima–naka, Kita–ku,Faculty of engineering,department of information technology,Okayama,Japan,700\u20138530","institution_ids":["https://openalex.org/I163770644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064320302","display_name":"Nobuya Watanabe","orcid":null},"institutions":[{"id":"https://openalex.org/I163770644","display_name":"Okayama University","ror":"https://ror.org/02pc6pc55","country_code":"JP","type":"education","lineage":["https://openalex.org/I163770644"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuya Watanabe","raw_affiliation_strings":["Okayama University 3–1–1, Tushima–naka, Kita–ku,Faculty of engineering,department of information technology,Okayama,Japan,700\u20138530"],"affiliations":[{"raw_affiliation_string":"Okayama University 3–1–1, Tushima–naka, Kita–ku,Faculty of engineering,department of information technology,Okayama,Japan,700\u20138530","institution_ids":["https://openalex.org/I163770644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025874257"],"corresponding_institution_ids":["https://openalex.org/I163770644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0279933,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.8158872127532959},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8016401529312134},{"id":"https://openalex.org/keywords/wafer-scale-integration","display_name":"Wafer-scale integration","score":0.6870551109313965},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6218401193618774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6003087162971497},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5121907591819763},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.4782397150993347},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.46239933371543884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3734992742538452},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21461164951324463},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2097913920879364},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07845363020896912},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.05996161699295044}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.8158872127532959},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8016401529312134},{"id":"https://openalex.org/C2778638305","wikidata":"https://www.wikidata.org/wiki/Q7406100","display_name":"Wafer-scale integration","level":3,"score":0.6870551109313965},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6218401193618774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6003087162971497},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5121907591819763},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.4782397150993347},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.46239933371543884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3734992742538452},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21461164951324463},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2097913920879364},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07845363020896912},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.05996161699295044},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce59016.2024.10444278","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icce59016.2024.10444278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320311649","display_name":"Ministry of Education","ror":"https://ror.org/036nq5137"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2164450829","https://openalex.org/W2895588716","https://openalex.org/W3023575486","https://openalex.org/W3028989297"],"related_works":["https://openalex.org/W2970498257","https://openalex.org/W2140660040","https://openalex.org/W2036313051","https://openalex.org/W4400034431","https://openalex.org/W2065601166","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W101478184","https://openalex.org/W2146366317","https://openalex.org/W993605666"],"abstract_inverted_index":{"Recently,":[0],"many":[1,75,111],"very":[2],"large":[3],"scale":[4],"integrations":[5],"(VLSIs)":[6],"or":[7],"processors":[8,33],"are":[9,50],"integrated":[10],"onto":[11],"one":[12],"place":[13],"in":[14],"data":[15],"centers,":[16,20],"artificial":[17],"intelligence":[18],"(AI)":[19],"supercomputers,":[21],"and":[22,30,41],"so":[23],"on.":[24],"In":[25,81],"such":[26],"cases,":[27],"communication":[28,56,70],"latency":[29],"throughput":[31],"between":[32,57],"invariably":[34],"become":[35],"main":[36],"concerns.":[37],"The":[38],"latency,":[39],"throughput,":[40],"power":[42],"consumption":[43],"of":[44,54,95],"a":[45,48,63,106,115,141],"network":[46],"on":[47],"chip":[49],"superior":[51],"to":[52,66,100,121],"those":[53],"external":[55],"VLSI":[58,65,108,143],"chips.":[59],"Therefore,":[60,105],"we":[61],"propose":[62],"wafer-scale":[64,107,122,142],"improve":[67],"the":[68,78,92,96],"various":[69],"shortcomings.":[71],"However,":[72,113],"wafers":[73],"have":[74,110],"defects":[76],"during":[77],"production":[79],"phase.":[80],"current":[82],"fabrications,":[83],"even":[84],"if":[85,114],"each":[86],"die":[87],"size":[88],"is":[89,98],"sufficiently":[90],"small,":[91],"yield":[93],"ratio":[94],"chips":[97],"limited":[99],"less":[101],"than":[102],"90":[103],"%.":[104],"must":[109],"defects.":[112],"programmable":[116,146],"architecture":[117],"could":[118,127,132],"be":[119,128,133],"introduced":[120],"VLSIs,":[123],"then":[124],"defect":[125],"regions":[126,131],"avoided.":[129],"Non-defect":[130],"used":[134],"for":[135],"operations.":[136],"This":[137],"paper":[138],"therefore":[139],"presents":[140],"realization":[144],"using":[145],"architecture.":[147]},"counts_by_year":[],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}