{"id":"https://openalex.org/W3162750006","doi":"https://doi.org/10.1109/icce50685.2021.9427752","title":"A New Concept for Multiplexers in Interconnect Blocks of FPGAs","display_name":"A New Concept for Multiplexers in Interconnect Blocks of FPGAs","publication_year":2021,"publication_date":"2021-01-10","ids":{"openalex":"https://openalex.org/W3162750006","doi":"https://doi.org/10.1109/icce50685.2021.9427752","mag":"3162750006"},"language":"en","primary_location":{"id":"doi:10.1109/icce50685.2021.9427752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce50685.2021.9427752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040063993","display_name":"Karol Niewiadomski","orcid":"https://orcid.org/0000-0003-1750-8989"},"institutions":[{"id":"https://openalex.org/I167360494","display_name":"University of Wuppertal","ror":"https://ror.org/00613ak93","country_code":"DE","type":"education","lineage":["https://openalex.org/I167360494"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Karol Niewiadomski","raw_affiliation_strings":["Chair of Automation and Computer Science, University of Wuppertal, Wuppertal, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Automation and Computer Science, University of Wuppertal, Wuppertal, Germany","institution_ids":["https://openalex.org/I167360494"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000306618","display_name":"Dietmar Tutsch","orcid":"https://orcid.org/0009-0008-6495-5128"},"institutions":[{"id":"https://openalex.org/I167360494","display_name":"University of Wuppertal","ror":"https://ror.org/00613ak93","country_code":"DE","type":"education","lineage":["https://openalex.org/I167360494"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dietmar Tutsch","raw_affiliation_strings":["Chair of Automation and Computer Science, University of Wuppertal, Wuppertal, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Automation and Computer Science, University of Wuppertal, Wuppertal, Germany","institution_ids":["https://openalex.org/I167360494"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I167360494"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.050155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.9413141012191772},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8956649303436279},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6684409976005554},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6061738133430481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5952414274215698},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5887224078178406},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.516818642616272},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4924541413784027},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4861609637737274},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48498889803886414},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4789507985115051},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.461141437292099},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.44581109285354614},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4300650954246521},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.4123947322368622},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41117414832115173},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3974132537841797},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33397865295410156},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.1828259825706482},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14136472344398499}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9413141012191772},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8956649303436279},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6684409976005554},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6061738133430481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5952414274215698},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5887224078178406},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.516818642616272},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4924541413784027},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4861609637737274},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48498889803886414},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4789507985115051},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.461141437292099},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.44581109285354614},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4300650954246521},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.4123947322368622},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41117414832115173},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3974132537841797},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33397865295410156},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.1828259825706482},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14136472344398499},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce50685.2021.9427752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce50685.2021.9427752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1604323946","https://openalex.org/W2004018740","https://openalex.org/W2030922743","https://openalex.org/W2096810661","https://openalex.org/W2097521167","https://openalex.org/W2137663768","https://openalex.org/W2157024459","https://openalex.org/W2247957311","https://openalex.org/W2501959885","https://openalex.org/W3103339143","https://openalex.org/W4241239131","https://openalex.org/W6674563430"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W3022525969","https://openalex.org/W2182398074","https://openalex.org/W2480852620","https://openalex.org/W2246445978","https://openalex.org/W2118828191","https://openalex.org/W2135636985","https://openalex.org/W4237841534"],"abstract_inverted_index":{"The":[0],"importance":[1],"of":[2,28,38,62,73,85],"FPGAs":[3,15],"in":[4,20,47],"modern":[5],"electronic":[6],"components":[7],"has":[8],"remarkably":[9],"grown":[10],"over":[11],"the":[12,34,63],"years":[13],"and":[14,66,90],"play":[16],"a":[17,59,82,93],"significant":[18],"role":[19],"various":[21],"applications":[22],"nowadays.":[23],"A":[24],"comparably":[25],"big":[26],"portion":[27],"dissipated":[29],"power":[30],"goes":[31],"back":[32],"to":[33,49],"inter-connect":[35],"logic":[36,54],"inside":[37],"each":[39],"reconfigurable":[40],"chip.":[41],"Programmable":[42],"switch":[43],"matrices":[44,57],"are":[45,88],"used":[46],"FPGA":[48,77],"realize":[50],"connections":[51],"between":[52],"different":[53],"blocks.":[55],"These":[56],"consume":[58],"large":[60],"percentage":[61],"overall":[64],"fabric":[65],"optimization":[67],"for":[68,76],"low-power":[69],"usage":[70],"were":[71],"never":[72],"highest":[74],"priority":[75],"vendors.":[78],"In":[79],"this":[80],"paper,":[81],"selected":[83],"number":[84],"existing":[86],"multiplexers":[87],"analyzed":[89],"compared":[91],"with":[92],"newly":[94],"developed,":[95],"ultra-low-power":[96],"multiplexer":[97],"architecture.":[98]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}