{"id":"https://openalex.org/W2295492258","doi":"https://doi.org/10.1109/icce.2016.7430630","title":"FS-LRU: A page cache algorithm for eliminating fsync write on mobile devices","display_name":"FS-LRU: A page cache algorithm for eliminating fsync write on mobile devices","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2295492258","doi":"https://doi.org/10.1109/icce.2016.7430630","mag":"2295492258"},"language":"en","primary_location":{"id":"doi:10.1109/icce.2016.7430630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce.2016.7430630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021206079","display_name":"Dong Hyun Kang","orcid":"https://orcid.org/0000-0003-4362-9944"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Dong Hyun Kang","raw_affiliation_strings":["Sungkyunkwan University, Jongno-gu, Seoul, KR"],"affiliations":[{"raw_affiliation_string":"Sungkyunkwan University, Jongno-gu, Seoul, KR","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038152942","display_name":"Young Ik Eom","orcid":"https://orcid.org/0000-0001-6141-8054"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young Ik Eom","raw_affiliation_strings":["Sungkyunkwan University, Jongno-gu, Seoul, KR"],"affiliations":[{"raw_affiliation_string":"Sungkyunkwan University, Jongno-gu, Seoul, KR","institution_ids":["https://openalex.org/I848706"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021206079"],"corresponding_institution_ids":["https://openalex.org/I848706"],"apc_list":null,"apc_paid":null,"fwci":0.2895,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6017249,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"323","last_page":"324"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8470031023025513},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7175270915031433},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.7015295624732971},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6106317043304443},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.508873462677002},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4980611801147461},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4647476077079773},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4307568669319153},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4263015389442444},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4192259907722473},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32520949840545654},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21973443031311035},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.12548419833183289},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.0975935161113739}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8470031023025513},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7175270915031433},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.7015295624732971},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6106317043304443},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.508873462677002},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4980611801147461},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4647476077079773},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4307568669319153},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4263015389442444},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4192259907722473},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32520949840545654},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21973443031311035},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.12548419833183289},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0975935161113739},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.0},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce.2016.7430630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce.2016.7430630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W179608396","https://openalex.org/W1520248310","https://openalex.org/W2132929952","https://openalex.org/W2138433591","https://openalex.org/W2585220027","https://openalex.org/W6607267220","https://openalex.org/W6631143543","https://openalex.org/W6679766021","https://openalex.org/W6680250025"],"related_works":["https://openalex.org/W2020176098","https://openalex.org/W2298260853","https://openalex.org/W2118932116","https://openalex.org/W2012518269","https://openalex.org/W2363672756","https://openalex.org/W1496086148","https://openalex.org/W2086718556","https://openalex.org/W2167303720","https://openalex.org/W2077899426","https://openalex.org/W1860107648"],"abstract_inverted_index":{"In":[0,16],"mobile":[1],"environments,":[2],"frequent":[3],"fsync":[4,34],"system":[5],"calls":[6],"negatively":[7],"impact":[8],"both":[9],"performance":[10],"and":[11,40],"endurance":[12],"of":[13,33],"NAND-based":[14],"storage.":[15],"this":[17],"paper,":[18],"we":[19],"propose":[20],"a":[21],"novel":[22],"page":[23],"cache":[24],"algorithm,":[25],"called":[26],"FS-LRU,":[27],"that":[28,48],"reduces":[29],"the":[30,51],"negative":[31],"effect":[32],"call":[35],"by":[36,54],"using":[37],"hybrid":[38],"DRAM":[39],"NVRAM":[41],"memory":[42],"architecture.":[43],"Our":[44],"experimental":[45],"results":[46],"show":[47],"FS-LRU":[49],"outperforms":[50],"traditional":[52],"LRU":[53],"up":[55],"to":[56],"39.5%.":[57]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}