{"id":"https://openalex.org/W2047861311","doi":"https://doi.org/10.1109/icce.2015.7066542","title":"Hardware reconfiguration based on broadcasted digital TV signal","display_name":"Hardware reconfiguration based on broadcasted digital TV signal","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2047861311","doi":"https://doi.org/10.1109/icce.2015.7066542","mag":"2047861311"},"language":"en","primary_location":{"id":"doi:10.1109/icce.2015.7066542","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce.2015.7066542","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101842998","display_name":"Rodrigo Ribeiro de Oliveira","orcid":"https://orcid.org/0000-0003-0858-6766"},"institutions":[{"id":"https://openalex.org/I62885914","display_name":"Universidade Federal do Amazonas","ror":"https://ror.org/02263ky35","country_code":"BR","type":"education","lineage":["https://openalex.org/I62885914"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Rodrigo R. Oliveira","raw_affiliation_strings":["Federal University of Amazon, Manaus, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Amazon, Manaus, Brazil","institution_ids":["https://openalex.org/I62885914"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057689302","display_name":"Lucas C. Cordeiro","orcid":"https://orcid.org/0000-0002-6235-4272"},"institutions":[{"id":"https://openalex.org/I62885914","display_name":"Universidade Federal do Amazonas","ror":"https://ror.org/02263ky35","country_code":"BR","type":"education","lineage":["https://openalex.org/I62885914"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lucas C. Cordeiro","raw_affiliation_strings":["Federal University of Amazon, Manaus, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Amazon, Manaus, Brazil","institution_ids":["https://openalex.org/I62885914"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041210740","display_name":"Vicente Ferreira de Lucena","orcid":"https://orcid.org/0000-0001-9864-2850"},"institutions":[{"id":"https://openalex.org/I62885914","display_name":"Universidade Federal do Amazonas","ror":"https://ror.org/02263ky35","country_code":"BR","type":"education","lineage":["https://openalex.org/I62885914"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vicente F. de Lucena","raw_affiliation_strings":["Federal University of Amazon, Manaus, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Amazon, Manaus, Brazil","institution_ids":["https://openalex.org/I62885914"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101842998"],"corresponding_institution_ids":["https://openalex.org/I62885914"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07666744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"596","last_page":"598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13905","display_name":"Telecommunications and Broadcasting Technologies","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.908390462398529},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8903725147247314},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7536267638206482},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7376085519790649},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5999709367752075},{"id":"https://openalex.org/keywords/digital-television","display_name":"Digital television","score":0.5959900617599487},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5757757425308228},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5476322770118713},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5091683268547058},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.49349653720855713},{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.4507477581501007},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.44343119859695435},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.30703431367874146},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.16320255398750305}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.908390462398529},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8903725147247314},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7536267638206482},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7376085519790649},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5999709367752075},{"id":"https://openalex.org/C520681616","wikidata":"https://www.wikidata.org/wiki/Q202255","display_name":"Digital television","level":2,"score":0.5959900617599487},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5757757425308228},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5476322770118713},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5091683268547058},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.49349653720855713},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.4507477581501007},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.44343119859695435},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.30703431367874146},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.16320255398750305},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce.2015.7066542","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce.2015.7066542","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1868704234","https://openalex.org/W1994291908","https://openalex.org/W2033140753","https://openalex.org/W2062541298","https://openalex.org/W2488097972","https://openalex.org/W6639436706"],"related_works":["https://openalex.org/W1975936798","https://openalex.org/W2370287870","https://openalex.org/W4391267927","https://openalex.org/W2984236338","https://openalex.org/W2806213018","https://openalex.org/W1982150706","https://openalex.org/W2051264921","https://openalex.org/W2143386935","https://openalex.org/W4296522834","https://openalex.org/W2110794498"],"abstract_inverted_index":{"This":[0,58,81],"paper":[1],"aims":[2],"to":[3,26,38],"show":[4],"the":[5,28,45,50,54,79,93,98],"technical":[6],"feasibility":[7],"and":[8,52,87],"current":[9],"development":[10],"status":[11],"of":[12,74,100],"a":[13,62],"hardware":[14,35,64,89,94],"reconfiguration":[15,65],"scheme":[16,23,66],"via":[17],"digital":[18],"TV":[19],"(DTV)":[20],"signal.":[21],"The":[22],"is":[24,108],"able":[25],"deliver":[27],"pre-synthetized":[29],"Field":[30],"Programmable":[31],"Gate":[32],"Array":[33],"(FPGA)":[34],"bit-stream":[36],"(core)":[37],"DTV":[39],"receivers":[40],"from":[41],"different":[42],"manufacturers.":[43],"Thus,":[44],"receiver":[46,88],"framework":[47],"can":[48,68],"remount":[49],"core":[51],"reconfigure":[53],"FPGA":[55],"device":[56],"itself.":[57],"innovative":[59],"approach":[60],"presents":[61],"new":[63],"that":[67,92],"be":[69],"used":[70],"in":[71,78],"several":[72],"projects":[73],"intelligent":[75],"reconfigurable":[76],"devices":[77,107],"field.":[80],"helps":[82],"improve":[83],"future":[84],"embedded":[85],"systems":[86],"architectures":[90],"so":[91],"legacy":[95],"added":[96],"by":[97],"use":[99],"Application":[101],"Specific":[102],"Integrated":[103],"Circuit":[104],"(ASIC)":[105],"component":[106],"minimized.":[109]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}