{"id":"https://openalex.org/W1977897155","doi":"https://doi.org/10.1109/icce.2015.7066461","title":"Skewed vertical interleaving scheme to improve data reliability in die-stacked DRAM","display_name":"Skewed vertical interleaving scheme to improve data reliability in die-stacked DRAM","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1977897155","doi":"https://doi.org/10.1109/icce.2015.7066461","mag":"1977897155"},"language":"en","primary_location":{"id":"doi:10.1109/icce.2015.7066461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce.2015.7066461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100691759","display_name":"Youngil Kim","orcid":"https://orcid.org/0000-0002-4240-6557"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Youngil Kim","raw_affiliation_strings":["Hanyang University, Seoul, Korea","Hanyang University Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Hanyang University Seoul Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063808044","display_name":"Seungdo Choi","orcid":"https://orcid.org/0000-0002-6847-9498"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungdo Choi","raw_affiliation_strings":["Hanyang University, Seoul, Korea","Hanyang University Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Hanyang University Seoul Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102831638","display_name":"Yong Ho Song","orcid":"https://orcid.org/0000-0002-1759-4242"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yong Ho Song","raw_affiliation_strings":["Hanyang University, Seoul, Korea","Hanyang University Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Hanyang University Seoul Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100691759"],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05548064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"398","last_page":"401"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9135259389877319},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.7555804252624512},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6963865756988525},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6543629765510559},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5180597305297852},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.49395519495010376},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.44356581568717957},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.44091564416885376},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.42810124158859253},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4157719016075134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41148194670677185},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.367895245552063},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3571638762950897},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.25960490107536316},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.16390419006347656},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09518256783485413}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9135259389877319},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.7555804252624512},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6963865756988525},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6543629765510559},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5180597305297852},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.49395519495010376},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.44356581568717957},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.44091564416885376},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.42810124158859253},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4157719016075134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41148194670677185},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.367895245552063},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3571638762950897},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25960490107536316},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.16390419006347656},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09518256783485413},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce.2015.7066461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce.2015.7066461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Consumer Electronics (ICCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W2029267939","https://openalex.org/W2040379684","https://openalex.org/W2120591095","https://openalex.org/W2136233929","https://openalex.org/W2141527188","https://openalex.org/W2143137068","https://openalex.org/W2147657366","https://openalex.org/W2159519391","https://openalex.org/W4206544998","https://openalex.org/W6631059261","https://openalex.org/W6660789703","https://openalex.org/W6679967228"],"related_works":["https://openalex.org/W2094308961","https://openalex.org/W4232117715","https://openalex.org/W4386903460","https://openalex.org/W1572401189","https://openalex.org/W2268596372","https://openalex.org/W4234756210","https://openalex.org/W2803692555","https://openalex.org/W2065778483","https://openalex.org/W2186356227","https://openalex.org/W3011604854"],"abstract_inverted_index":{"3D":[0,86],"die-stacking":[1],"is":[2,106],"a":[3,52,113],"promising":[4],"technique":[5,105],"to":[6,28,30,66,124],"address":[7],"the":[8,24,36,67,81,97,101,119],"well-known":[9],"memory":[10,33,40,68,74],"wall":[11],"problem.":[12],"As":[13],"semiconductor":[14],"processing":[15],"technology":[16],"scales":[17],"down,":[18],"data":[19,37,47],"reliability":[20,38],"become":[21],"one":[22],"of":[23,100],"most":[25],"significant":[26],"challenges":[27],"overcome":[29],"build":[31],"robust":[32],"system.":[34,69],"Traditionally,":[35],"in":[39,72,85],"has":[41],"been":[42],"achieved":[43],"by":[44],"employing":[45],"effective":[46],"protection":[48],"mechanisms":[49],"such":[50],"as":[51],"physical":[53,102],"interleaving.":[54],"When":[55],"DRAMs":[56],"are":[57],"stacked,":[58],"same":[59,82],"fault":[60],"tolerant":[61],"mechanism":[62],"can":[63,90],"be":[64],"applied":[65],"However,":[70],"unlike":[71],"2D":[73],"organization":[75,116],"where":[76],"multi-bit":[77,128],"failures":[78],"occur":[79,91],"on":[80],"horizontal":[83],"plane,":[84],"die-stacked":[87,114],"DRAM":[88,115],"they":[89],"vertically":[92],"through":[93],"multiple":[94],"dies":[95],"and":[96],"simple":[98],"application":[99],"inter":[103,121],"leaving":[104,122],"no":[107],"longer":[108],"effective.":[109],"This":[110],"paper":[111],"presents":[112],"that":[117],"uses":[118],"vertical":[120,127],"scheme":[123],"protect":[125],"against":[126],"failures.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}