{"id":"https://openalex.org/W3006133691","doi":"https://doi.org/10.1109/icce-tw46550.2019.8991928","title":"Built-in Self-Test Circuits for All-digital Phase-Locked Loops","display_name":"Built-in Self-Test Circuits for All-digital Phase-Locked Loops","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W3006133691","doi":"https://doi.org/10.1109/icce-tw46550.2019.8991928","mag":"3006133691"},"language":"en","primary_location":{"id":"doi:10.1109/icce-tw46550.2019.8991928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-tw46550.2019.8991928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-TW)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039183654","display_name":"Ching-Che Chung","orcid":"https://orcid.org/0000-0003-1398-4320"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ching-Che Chung","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007394936","display_name":"Wei-Jung Chu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wei-Jung Chu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5003294920","display_name":"Yi\u2010Ting Tsai","orcid":"https://orcid.org/0000-0001-9439-9734"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yi-Ting Tsai","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.25044056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9291741847991943},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7400980591773987},{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.7074990272521973},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5637713074684143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5435003042221069},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5211760401725769},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.4862719774246216},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4684697985649109},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.441691130399704},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.32833003997802734},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26578035950660706},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10512346029281616},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.06032976508140564}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9291741847991943},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7400980591773987},{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.7074990272521973},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5637713074684143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5435003042221069},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5211760401725769},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.4862719774246216},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4684697985649109},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.441691130399704},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.32833003997802734},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26578035950660706},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10512346029281616},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.06032976508140564}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-tw46550.2019.8991928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-tw46550.2019.8991928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-TW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4099999964237213,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1599680724","https://openalex.org/W1691451471","https://openalex.org/W1995429929","https://openalex.org/W2060219035","https://openalex.org/W2078047742","https://openalex.org/W2104751464","https://openalex.org/W2538427779","https://openalex.org/W6636112589"],"related_works":["https://openalex.org/W2290610940","https://openalex.org/W2129773844","https://openalex.org/W2992346850","https://openalex.org/W2044826848","https://openalex.org/W2415980476","https://openalex.org/W3158414702","https://openalex.org/W4390188388","https://openalex.org/W2401428732","https://openalex.org/W2034850409","https://openalex.org/W3005757405"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,22,26,36,54,65,71],"design":[4],"of":[5,21],"an":[6,82],"all-digital":[7,13],"built-in":[8],"self-test":[9,77],"(BIST)":[10],"circuit":[11,32,42,89],"for":[12,90],"phase-locked":[14],"loops":[15],"(ADPLLs).":[16],"It":[17],"measures":[18],"clock":[19,78],"jitter":[20,40,66,91,106],"ADPLL":[23],"and":[24,70,98],"tests":[25],"PLL":[27,37],"function":[28],"blocks.":[29],"The":[30,39,57,86,104],"BIST":[31,88],"does":[33],"not":[34],"break":[35],"loop.":[38],"measurement":[41,92],"takes":[43],"a":[44,48,76],"frequency":[45,113],"divider":[46],"as":[47],"timing":[49],"amplifier":[50],"to":[51],"linearly":[52],"enlarge":[53],"input":[55,112],"jitter.":[56],"vernier":[58],"ring":[59],"oscillator-based":[60],"time-to-":[61],"digital":[62,68],"converter":[63],"quantizes":[64],"into":[67],"codes,":[69],"cycle-controlled":[72],"delay":[73],"line":[74],"generates":[75],"which":[79],"avoiding":[80],"using":[81],"external":[83],"reference":[84],"clock.":[85],"proposed":[87],"was":[93],"implemented":[94],"with":[95,111],"standard":[96],"cells":[97],"fabricated":[99],"in":[100],"65nm":[101],"CMOS":[102],"process.":[103],"measured":[105],"error":[107],"is":[108],"about":[109],"11.32%":[110],"range":[114],"100-300MHz.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}