{"id":"https://openalex.org/W2506613744","doi":"https://doi.org/10.1109/icce-tw.2016.7521024","title":"Expansion of operations in a multicore dataflow DSP","display_name":"Expansion of operations in a multicore dataflow DSP","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2506613744","doi":"https://doi.org/10.1109/icce-tw.2016.7521024","mag":"2506613744"},"language":"en","primary_location":{"id":"doi:10.1109/icce-tw.2016.7521024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-tw.2016.7521024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064689491","display_name":"Kenji Ichijo","orcid":null},"institutions":[{"id":"https://openalex.org/I146516829","display_name":"Hirosaki University","ror":"https://ror.org/02syg0q74","country_code":"JP","type":"education","lineage":["https://openalex.org/I146516829"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kenji Ichijo","raw_affiliation_strings":["Graduate School of Science and Technology, Hirosaki University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Hirosaki University, Japan","institution_ids":["https://openalex.org/I146516829"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024918908","display_name":"Sora Deguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I146516829","display_name":"Hirosaki University","ror":"https://ror.org/02syg0q74","country_code":"JP","type":"education","lineage":["https://openalex.org/I146516829"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Sora Deguchi","raw_affiliation_strings":["Graduate School of Science and Technology, Hirosaki University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Hirosaki University, Japan","institution_ids":["https://openalex.org/I146516829"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019105668","display_name":"Akiko Narita","orcid":null},"institutions":[{"id":"https://openalex.org/I146516829","display_name":"Hirosaki University","ror":"https://ror.org/02syg0q74","country_code":"JP","type":"education","lineage":["https://openalex.org/I146516829"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akiko Narita","raw_affiliation_strings":["Graduate School of Science and Technology, Hirosaki University, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Hirosaki University, Japan","institution_ids":["https://openalex.org/I146516829"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064689491"],"corresponding_institution_ids":["https://openalex.org/I146516829"],"apc_list":null,"apc_paid":null,"fwci":0.3233,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57409906,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9291136264801025},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.8261678218841553},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8003200888633728},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7631779313087463},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7047289609909058},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6021851897239685},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5091647505760193},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4670402407646179},{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.44895023107528687},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.41540318727493286},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40785613656044006},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3445240259170532},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27553027868270874},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.1164821982383728}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9291136264801025},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.8261678218841553},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8003200888633728},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7631779313087463},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7047289609909058},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6021851897239685},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5091647505760193},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4670402407646179},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.44895023107528687},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.41540318727493286},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40785613656044006},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3445240259170532},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27553027868270874},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.1164821982383728}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-tw.2016.7521024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-tw.2016.7521024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2107361009"],"related_works":["https://openalex.org/W3105129168","https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W2804920739","https://openalex.org/W4236419692","https://openalex.org/W4316371992","https://openalex.org/W2186216222","https://openalex.org/W2556282987","https://openalex.org/W3167919718","https://openalex.org/W2514864530"],"abstract_inverted_index":{"Nowadays,":[0],"there":[1],"are":[2],"numerous":[3],"multicore":[4,47],"processors":[5],"for":[6,11,26],"parallel":[7],"computing.":[8],"The":[9],"potential":[10],"parallelism":[12,29],"is":[13,22],"inherently":[14],"provided":[15],"by":[16,99],"the":[17,28,65,82,93,96],"dataflow":[18,48],"execution":[19],"model,":[20],"which":[21],"a":[23,44,58,75],"natural":[24],"fit":[25],"exploiting":[27],"inherent":[30],"in":[31,71],"programs,":[32],"especially":[33],"digital":[34],"signal":[35],"processing":[36],"applications.":[37],"In":[38,53],"our":[39,84,105],"laboratory,":[40],"we":[41,56],"have":[42],"developed":[43],"ring":[45],"interconnected":[46],"DSP":[49,63,85],"called":[50],"LSC-Based":[51,62],"DSP.":[52,107],"this":[54],"work":[55],"supplement":[57],"subtraction":[59,97],"operation":[60],"to":[61,73],"with":[64],"function":[66],"of":[67,78,95],"duplicating":[68],"operand":[69],"data":[70],"order":[72],"provide":[74],"higher":[76],"degree":[77],"programmability.":[79],"We":[80],"implement":[81],"new":[83,106],"on":[86,104],"an":[87],"FPGA":[88],"development":[89],"board,":[90],"and":[91],"verify":[92],"functionality":[94],"instruction":[98],"executing":[100],"several":[101],"test":[102],"programs":[103]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}