{"id":"https://openalex.org/W1546370875","doi":"https://doi.org/10.1109/icce-tw.2015.7216998","title":"Analyze the behavior model based on Verilog-A for Sallen-Key low-pass filter","display_name":"Analyze the behavior model based on Verilog-A for Sallen-Key low-pass filter","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1546370875","doi":"https://doi.org/10.1109/icce-tw.2015.7216998","mag":"1546370875"},"language":"en","primary_location":{"id":"doi:10.1109/icce-tw.2015.7216998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-tw.2015.7216998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Consumer Electronics - Taiwan","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111564749","display_name":"Po\u2010Yu Kuo","orcid":"https://orcid.org/0000-0003-2791-9642"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Po-Yu Kuo","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science & Technology, Doulou, Taiwan","Department of Electronic Engineering, National Yunlin University of Science & Technology, Doulou, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology, Doulou, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology, Doulou, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079216827","display_name":"Liao-Fong Sie","orcid":null},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Liao-Fong Sie","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science & Technology, Doulou, Taiwan","Department of Electronic Engineering, National Yunlin University of Science & Technology, Doulou, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology, Doulou, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science & Technology, Doulou, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111564749"],"corresponding_institution_ids":["https://openalex.org/I75357094"],"apc_list":null,"apc_paid":null,"fwci":0.5311,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65827779,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"460","last_page":"461"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7568536996841431},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6597657203674316},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6454907655715942},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5490251183509827},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.5288069248199463},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.509577751159668},{"id":"https://openalex.org/keywords/cutoff-frequency","display_name":"Cutoff frequency","score":0.45808637142181396},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4504290223121643},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.42748960852622986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23119699954986572},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18121010065078735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15310728549957275},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11471343040466309},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10391262173652649}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7568536996841431},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6597657203674316},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6454907655715942},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5490251183509827},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.5288069248199463},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.509577751159668},{"id":"https://openalex.org/C6142545","wikidata":"https://www.wikidata.org/wiki/Q1455881","display_name":"Cutoff frequency","level":2,"score":0.45808637142181396},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4504290223121643},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.42748960852622986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23119699954986572},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18121010065078735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15310728549957275},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11471343040466309},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10391262173652649},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-tw.2015.7216998","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-tw.2015.7216998","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Conference on Consumer Electronics - Taiwan","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1797924133","https://openalex.org/W1903717746","https://openalex.org/W2132740534","https://openalex.org/W2535987264"],"related_works":["https://openalex.org/W1514517656","https://openalex.org/W2183934066","https://openalex.org/W3212173272","https://openalex.org/W2092090455","https://openalex.org/W2123033055","https://openalex.org/W3115851437","https://openalex.org/W2122053643","https://openalex.org/W2024592504","https://openalex.org/W2910977965","https://openalex.org/W2067348918"],"abstract_inverted_index":{"To":[0],"design":[1],"an":[2],"analog":[3],"circuit,":[4],"most":[5],"designers":[6],"analyze":[7],"the":[8,15,29,34,55,59,76,83],"circuit":[9,16],"performance":[10],"using":[11],"Hspice.":[12,79,91],"However,":[13],"if":[14],"scale":[17],"is":[18,42,70],"large,":[19],"it":[20],"will":[21],"consume":[22],"a":[23,38],"lot":[24],"of":[25,37,65],"time":[26,88],"to":[27,53,75],"finish":[28],"simulations.":[30],"In":[31],"this":[32],"paper,":[33],"behavior":[35,48],"model":[36,49],"Sallen-Key":[39],"low-pass":[40],"filter":[41],"analyzed":[43],"based":[44],"on":[45],"Verilog-A.":[46],"The":[47,63],"has":[50],"been":[51],"applied":[52],"simulate":[54,82],"cutoff":[56],"frequency":[57],"and":[58],"total":[60],"output":[61],"noise.":[62],"error":[64],"simulation":[66],"results":[67,77,84],"from":[68,78],"Verilog-A":[69,81],"less":[71,86],"that":[72],"4%":[73],"compared":[74,89],"Moreover,":[80],"in":[85],"computation":[87],"with":[90]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}