{"id":"https://openalex.org/W4402594509","doi":"https://doi.org/10.1109/icce-taiwan62264.2024.10674515","title":"Genetic Algorithm Based Method for Escaping Routing Congestion in VLSI Circuits","display_name":"Genetic Algorithm Based Method for Escaping Routing Congestion in VLSI Circuits","publication_year":2024,"publication_date":"2024-07-09","ids":{"openalex":"https://openalex.org/W4402594509","doi":"https://doi.org/10.1109/icce-taiwan62264.2024.10674515"},"language":"en","primary_location":{"id":"doi:10.1109/icce-taiwan62264.2024.10674515","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icce-taiwan62264.2024.10674515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Consumer Electronics - Taiwan (ICCE-Taiwan)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025284744","display_name":"Junhao Zhou","orcid":"https://orcid.org/0000-0001-9309-8315"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Junhao Zhou","raw_affiliation_strings":["National Yunlin University of Science and Technology,CSIE,Yunlin,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yunlin University of Science and Technology,CSIE,Yunlin,Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084155458","display_name":"Dun-Wei Cheng","orcid":"https://orcid.org/0000-0001-9095-1288"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Dun-Wei Cheng","raw_affiliation_strings":["National Yunlin University of Science and Technology,CSIE,Yunlin,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yunlin University of Science and Technology,CSIE,Yunlin,Taiwan","institution_ids":["https://openalex.org/I75357094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I75357094"],"apc_list":null,"apc_paid":null,"fwci":3.4663,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.93359791,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"289","last_page":"290"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7710345387458801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6605101227760315},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6341179609298706},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5294672250747681},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.5096955299377441},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.417026162147522},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3720046877861023},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2717338502407074},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17750141024589539},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15326526761054993},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13637089729309082},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.08406531810760498}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7710345387458801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6605101227760315},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6341179609298706},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5294672250747681},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.5096955299377441},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.417026162147522},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3720046877861023},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2717338502407074},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17750141024589539},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15326526761054993},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13637089729309082},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.08406531810760498}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-taiwan62264.2024.10674515","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icce-taiwan62264.2024.10674515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Consumer Electronics - Taiwan (ICCE-Taiwan)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1779956240","https://openalex.org/W1966878198","https://openalex.org/W2033449073","https://openalex.org/W2079979631","https://openalex.org/W2997962048","https://openalex.org/W3083648027","https://openalex.org/W4294811568"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W2104790384","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457"],"abstract_inverted_index":{"In":[0],"recent":[1],"years,":[2],"the":[3,20,40,69,82,96,101,111,117,122],"functionalities":[4],"within":[5,128],"Very":[6],"Large-Scale":[7],"Integration":[8],"(VLSI)":[9],"circuits":[10],"have":[11],"steadily":[12],"increased.":[13],"This":[14,48,63,90],"makes":[15],"maintaining":[16],"performance":[17],"while":[18,85],"keeping":[19],"physical":[21],"size":[22],"consistent":[23],"quite":[24],"challenging.":[25],"As":[26],"a":[27,56,60],"result,":[28],"manual":[29],"routing":[30,67,77],"is":[31,92],"no":[32],"longer":[33],"cost-effective.":[34],"Hence,":[35],"Automatic":[36,52],"Routing[4]":[37],"has":[38],"become":[39],"preferred":[41],"method":[42,54,64],"for":[43],"modern":[44],"VLSI":[45,114,129],"layout":[46],"design.":[47],"paper":[49],"proposes":[50],"an":[51],"Routing":[53],"using":[55,100],"Genetic":[57,72,102],"Algorithm":[58,73,103],"(GA),":[59],"Metaheuristic":[61],"Algorithm.":[62],"enables":[65],"automated":[66],"to":[68,75,87,109],"boundaries.":[70],"The":[71],"aims":[74],"minimize":[76],"pathways,":[78],"focusing":[79],"on":[80,120],"achieving":[81],"shortest":[83],"routes":[84],"adhering":[86],"predefined":[88],"constraints.":[89],"algorithm":[91],"smoothly":[93],"integrated":[94,126],"into":[95],"circuit":[97],"model.":[98],"By":[99],"in":[104],"this":[105],"way,":[106],"we":[107],"aim":[108],"enhance":[110],"efficiency":[112],"of":[113,125],"routing,":[115],"addressing":[116],"challenges":[118],"brought":[119],"by":[121],"increased":[123],"complexity":[124],"functions":[127],"circuits.":[130]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3}],"updated_date":"2026-08-13T07:04:57.449891","created_date":"2025-10-10T00:00:00"}