{"id":"https://openalex.org/W4402593168","doi":"https://doi.org/10.1109/icce-taiwan62264.2024.10674258","title":"Low-Power Optimization Design of 20-bit Digital Shift Register for Phase-Locked Loop Applications","display_name":"Low-Power Optimization Design of 20-bit Digital Shift Register for Phase-Locked Loop Applications","publication_year":2024,"publication_date":"2024-07-09","ids":{"openalex":"https://openalex.org/W4402593168","doi":"https://doi.org/10.1109/icce-taiwan62264.2024.10674258"},"language":"en","primary_location":{"id":"doi:10.1109/icce-taiwan62264.2024.10674258","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icce-taiwan62264.2024.10674258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Consumer Electronics - Taiwan (ICCE-Taiwan)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060396233","display_name":"Yue-Fang Kuo","orcid":"https://orcid.org/0000-0002-4749-8374"},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yue-Fang Kuo","raw_affiliation_strings":["Yuan Ze University,Dept. of Electrical Engineering,Taoyuan City,Taiwan"],"affiliations":[{"raw_affiliation_string":"Yuan Ze University,Dept. of Electrical Engineering,Taoyuan City,Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025177275","display_name":"Wei-Yang Chen","orcid":"https://orcid.org/0000-0002-2517-0845"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wei-Yang Chen","raw_affiliation_strings":["TMY Technology Inc,New Taipei City,Taiwan"],"affiliations":[{"raw_affiliation_string":"TMY Technology Inc,New Taipei City,Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033327785","display_name":"Su-Wei Chang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Su-Wei Chang","raw_affiliation_strings":["TMY Technology Inc,New Taipei City,Taiwan"],"affiliations":[{"raw_affiliation_string":"TMY Technology Inc,New Taipei City,Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5060396233"],"corresponding_institution_ids":["https://openalex.org/I99908691"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13194098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"555","last_page":"556"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9825999736785889,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9825999736785889,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9700000286102295,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9465000033378601,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6774375438690186},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6084418296813965},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6069416999816895},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5903334617614746},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5103523135185242},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42017924785614014},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.41897153854370117},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3355092406272888},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1514693796634674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15075361728668213},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15054896473884583},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14515343308448792},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09610524773597717}],"concepts":[{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6774375438690186},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6084418296813965},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6069416999816895},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5903334617614746},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5103523135185242},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42017924785614014},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.41897153854370117},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3355092406272888},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1514693796634674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15075361728668213},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15054896473884583},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14515343308448792},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09610524773597717},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-taiwan62264.2024.10674258","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icce-taiwan62264.2024.10674258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 International Conference on Consumer Electronics - Taiwan (ICCE-Taiwan)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1564962827","https://openalex.org/W3108884296","https://openalex.org/W3159073338","https://openalex.org/W4313016887","https://openalex.org/W4377001554","https://openalex.org/W4392024866"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W1993045784","https://openalex.org/W2065391525","https://openalex.org/W2411923897","https://openalex.org/W2113001378","https://openalex.org/W2353997301"],"abstract_inverted_index":{"A":[0],"low-power":[1],"20-bit":[2],"digital":[3],"shift":[4,42,86],"register":[5,43,87],"designed":[6],"for":[7],"the":[8,18,23,52,84],"phase-locked":[9],"loop":[10],"(PLL)":[11],"is":[12,49,72],"presented.":[13],"The":[14,40,57,80],"serial-input-parallel-output":[15],"(SIPO)":[16],"and":[17,35,68],"parallel-input-serial-output":[19],"(PISO)":[20],"uniformly":[21],"adopt":[22],"same":[24],"D":[25],"flip-flop":[26],"circuit":[27],"to":[28,64],"maintain":[29],"propagation":[30],"delay":[31],"in":[32,51],"each":[33],"stage":[34],"improve":[36],"component":[37],"usage":[38],"rate.":[39],"proposed":[41,85],"integrated":[44],"into":[45],"a":[46,76],"Ku-band":[47],"PLL":[48],"implemented":[50],"130nm":[53],"IHP":[54],"SG13S":[55],"process.":[56],"simulated":[58],"operating":[59],"frequency":[60],"can":[61],"speed":[62],"up":[63],"200MHz":[65],"data":[66],"rate,":[67],"its":[69],"power":[70],"consumption":[71],"147":[73],"\u00b5W":[74],"at":[75],"1.2V":[77],"supply":[78],"voltage.":[79],"chip":[81],"size":[82],"of":[83],"was":[88],"7692\u00bcm<sup":[89],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[90],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[91]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}