{"id":"https://openalex.org/W3108949057","doi":"https://doi.org/10.1109/icce-taiwan49838.2020.9258107","title":"Virtual-Channel Implementation on Inter-Board Data Transmission Circuit of FPGA Cluster","display_name":"Virtual-Channel Implementation on Inter-Board Data Transmission Circuit of FPGA Cluster","publication_year":2020,"publication_date":"2020-09-28","ids":{"openalex":"https://openalex.org/W3108949057","doi":"https://doi.org/10.1109/icce-taiwan49838.2020.9258107","mag":"3108949057"},"language":"en","primary_location":{"id":"doi:10.1109/icce-taiwan49838.2020.9258107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-taiwan49838.2020.9258107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-Taiwan)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031577245","display_name":"Naohisa Fukase","orcid":null},"institutions":[{"id":"https://openalex.org/I197425175","display_name":"Shonan Institute of Technology","ror":"https://ror.org/01bawqf59","country_code":"JP","type":"education","lineage":["https://openalex.org/I197425175"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Naohisa Fukase","raw_affiliation_strings":["Shonan Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Shonan Institute of Technology","institution_ids":["https://openalex.org/I197425175"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067887693","display_name":"Akihisa Furuichi","orcid":null},"institutions":[{"id":"https://openalex.org/I197425175","display_name":"Shonan Institute of Technology","ror":"https://ror.org/01bawqf59","country_code":"JP","type":"education","lineage":["https://openalex.org/I197425175"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akihisa Furuichi","raw_affiliation_strings":["Shonan Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Shonan Institute of Technology","institution_ids":["https://openalex.org/I197425175"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070862348","display_name":"Yasuyuki Miura","orcid":null},"institutions":[{"id":"https://openalex.org/I197425175","display_name":"Shonan Institute of Technology","ror":"https://ror.org/01bawqf59","country_code":"JP","type":"education","lineage":["https://openalex.org/I197425175"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuyuki Miura","raw_affiliation_strings":["Shonan Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Shonan Institute of Technology","institution_ids":["https://openalex.org/I197425175"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031577245"],"corresponding_institution_ids":["https://openalex.org/I197425175"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18934842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9847999811172485,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9847999811172485,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9800999760627747,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.946399986743927,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8992325067520142},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8190821409225464},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7250229716300964},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5337076783180237},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5253788232803345},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5248092412948608},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5066152811050415},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.49741271138191223},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.49012622237205505},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.4610532820224762},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43299126625061035},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3769189715385437},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1705125868320465},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15970736742019653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07704383134841919}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8992325067520142},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8190821409225464},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7250229716300964},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5337076783180237},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5253788232803345},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5248092412948608},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5066152811050415},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.49741271138191223},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.49012622237205505},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.4610532820224762},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43299126625061035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3769189715385437},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1705125868320465},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15970736742019653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07704383134841919},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-taiwan49838.2020.9258107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-taiwan49838.2020.9258107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-Taiwan)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5600000023841858}],"awards":[{"id":"https://openalex.org/G6091767378","display_name":null,"funder_award_id":"JP17K00087","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W3006650799"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2406926880"],"abstract_inverted_index":{"To":[0],"improve":[1],"computer":[2],"performance,":[3],"methods":[4],"using":[5,21],"FPGA":[6,8,19,27],"and":[7],"clusters":[9,20],"are":[10,14],"being":[11],"researched.":[12],"We":[13],"developing":[15],"router":[16,45],"circuits":[17],"for":[18,43],"the":[22,44],"Qsys":[23],"interconnect":[24],"of":[25],"Intel":[26],"which":[28],"has":[29],"high":[30],"flexibility.":[31],"In":[32],"this":[33],"paper,":[34],"we":[35,47],"report":[36],"on":[37],"a":[38],"virtual":[39],"channel":[40],"implementation":[41],"method":[42],"circuit":[46],"developed":[48],"in":[49],"our":[50],"previous":[51],"work.":[52]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}