{"id":"https://openalex.org/W4390493789","doi":"https://doi.org/10.1109/icce-berlin58801.2023.10375652","title":"N<sup>2</sup>V<sup>2</sup>PRO: Neural Network Mapping Framework for a Custom Vector Processor Architecture","display_name":"N<sup>2</sup>V<sup>2</sup>PRO: Neural Network Mapping Framework for a Custom Vector Processor Architecture","publication_year":2023,"publication_date":"2023-09-03","ids":{"openalex":"https://openalex.org/W4390493789","doi":"https://doi.org/10.1109/icce-berlin58801.2023.10375652"},"language":"en","primary_location":{"id":"doi:10.1109/icce-berlin58801.2023.10375652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-berlin58801.2023.10375652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 13th International Conference on Consumer Electronics - Berlin (ICCE-Berlin)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000412239","display_name":"Sven Gesper","orcid":"https://orcid.org/0000-0002-3570-1638"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Sven Gesper","raw_affiliation_strings":["Technische Universit&#x00E4;t,Chair for Chip Design for Embedded Computing,Braunschweig,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit&#x00E4;t,Chair for Chip Design for Embedded Computing,Braunschweig,Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039886741","display_name":"Gia Bao Thieu","orcid":"https://orcid.org/0000-0002-4045-3771"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gia Bao Thieu","raw_affiliation_strings":["Technische Universit&#x00E4;t,Chair for Chip Design for Embedded Computing,Braunschweig,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit&#x00E4;t,Chair for Chip Design for Embedded Computing,Braunschweig,Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101731742","display_name":"Daniel K\u00f6hler","orcid":"https://orcid.org/0000-0001-7771-7446"},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel K\u00f6hler","raw_affiliation_strings":["Robert Bosch GmbH,Germany","Robert Bosch GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Robert Bosch GmbH,Germany","institution_ids":["https://openalex.org/I889804353"]},{"raw_affiliation_string":"Robert Bosch GmbH, Germany","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055671009","display_name":"Markus Kock","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098048","display_name":"Abeam Technologies (United States)","ror":"https://ror.org/00xfzhw50","country_code":"US","type":"company","lineage":["https://openalex.org/I4210098048"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Markus Kock","raw_affiliation_strings":["Dream Chip Technologies GmbH,Germany","Dream Chip Technologies GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Dream Chip Technologies GmbH,Germany","institution_ids":["https://openalex.org/I4210098048"]},{"raw_affiliation_string":"Dream Chip Technologies GmbH, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092072568","display_name":"Tim Berthold","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098048","display_name":"Abeam Technologies (United States)","ror":"https://ror.org/00xfzhw50","country_code":"US","type":"company","lineage":["https://openalex.org/I4210098048"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tim Berthold","raw_affiliation_strings":["Dream Chip Technologies GmbH,Germany","Dream Chip Technologies GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Dream Chip Technologies GmbH,Germany","institution_ids":["https://openalex.org/I4210098048"]},{"raw_affiliation_string":"Dream Chip Technologies GmbH, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092072569","display_name":"Oliver Renke","orcid":"https://orcid.org/0000-0002-7053-613X"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Renke","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit&#x00E4;t,Hannover,Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit&#x00E4;t,Hannover,Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016532646","display_name":"Holger Blume","orcid":"https://orcid.org/0000-0002-0640-6875"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Blume","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit&#x00E4;t,Hannover,Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit&#x00E4;t,Hannover,Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038123706","display_name":"Guillermo Pay\u00e1\u2013Vay\u00e1","orcid":"https://orcid.org/0000-0003-3503-8386"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Guillermo Pay\u00e1-Vay\u00e1","raw_affiliation_strings":["Technische Universit&#x00E4;t,Chair for Chip Design for Embedded Computing,Braunschweig,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit&#x00E4;t,Chair for Chip Design for Embedded Computing,Braunschweig,Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5000412239"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4913,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66980794,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"99"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7705974578857422},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.72873455286026},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.622027575969696},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.57809978723526},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.5649406313896179},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4912087321281433},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4479687213897705},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.44507724046707153},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43706241250038147},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42947494983673096},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3348776698112488},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32082733511924744},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25056469440460205},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17367148399353027}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7705974578857422},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.72873455286026},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.622027575969696},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.57809978723526},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.5649406313896179},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4912087321281433},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4479687213897705},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.44507724046707153},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43706241250038147},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42947494983673096},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3348776698112488},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32082733511924744},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25056469440460205},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17367148399353027},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-berlin58801.2023.10375652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-berlin58801.2023.10375652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 13th International Conference on Consumer Electronics - Berlin (ICCE-Berlin)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G135849582","display_name":null,"funder_award_id":"16ME0379","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"}],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2097117768","https://openalex.org/W2194775991","https://openalex.org/W2601564443","https://openalex.org/W2761557516","https://openalex.org/W2809624076","https://openalex.org/W2963125010","https://openalex.org/W2968296999","https://openalex.org/W4281756776","https://openalex.org/W4297775537","https://openalex.org/W4379116059"],"related_works":["https://openalex.org/W4225949190","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2518118925","https://openalex.org/W3159273459","https://openalex.org/W4319952061","https://openalex.org/W4280636456","https://openalex.org/W4388913998","https://openalex.org/W4310584535"],"abstract_inverted_index":{"Convolutional":[0],"neural":[1],"networks":[2],"(CNNs)":[3],"have":[4],"been":[5],"demonstrated":[6],"to":[7,31,103,113,171],"be":[8],"a":[9,25,72,85,95,146],"successful":[10],"approach":[11],"in":[12,39,47,56],"the":[13,32,43,66,92,105,122,128,134,141,155,174,178,182],"field":[14],"of":[15,37,45,49,58,65,127,133,173,177],"artificial":[16],"intelligence":[17],"(AI).":[18],"Deploying":[19],"CNNs":[20,46,118],"on":[21,84,145],"embedded":[22],"devices":[23],"at":[24],"large":[26],"scale":[27],"would":[28],"contribute":[29],"significantly":[30],"advancement":[33],"and":[34,51,63,81,160],"practical":[35],"implementation":[36],"AI":[38],"various":[40],"industries.":[41],"However,":[42],"complexity":[44],"terms":[48,57],"memory":[50,61,115],"operation":[52],"requirements":[53],"poses":[54],"challenges":[55],"computing":[59],"performance,":[60],"bandwidth,":[62],"flexibility":[64],"executing":[67],"hardware.":[68],"This":[69],"paper":[70],"introduces":[71],"framework":[73,93,136,156,168],"that":[74,154],"addresses":[75],"these":[76],"issues":[77],"through":[78],"model":[79],"quantization":[80],"hardware":[82,106,129],"acceleration":[83],"scalable":[86],"vertical":[87,123],"vector":[88,124,179],"processor":[89,180],"architecture.":[90],"Firstly,":[91],"includes":[94],"method":[96],"for":[97,163,181],"layer":[98],"fusion,":[99],"which":[100],"is":[101,111,137],"designed":[102],"optimize":[104],"utilization.":[107],"Secondly,":[108],"data":[109],"storage":[110],"optimized":[112],"enhance":[114],"efficiency.":[116],"Lastly,":[117],"are":[119],"mapped":[120],"onto":[121],"processing":[125],"concept":[126],"accelerator.":[130],"The":[131,151,167],"effectiveness":[132],"proposed":[135],"evaluated":[138],"by":[139],"analyzing":[140],"accelerator":[142],"efficiency":[143],"based":[144],"field-programmable":[147],"gate":[148],"array":[149],"(FPGA).":[150],"results":[152],"demonstrate":[153],"offers":[157],"flexibility,":[158],"configurability,":[159],"efficient":[161],"mapping":[162],"typical":[164],"CNN":[165],"implementations.":[166],"achieves":[169],"up":[170],"84%":[172],"peak":[175],"performance":[176],"VGG":[183],"net.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}