{"id":"https://openalex.org/W2547082682","doi":"https://doi.org/10.1109/icce-berlin.2016.7684724","title":"An efficient motion estimation hardware architecture using Modified Reference Data Access(MRDAS) skip algorithm for high Efficiency Video Coding(HEVC) encoder","display_name":"An efficient motion estimation hardware architecture using Modified Reference Data Access(MRDAS) skip algorithm for high Efficiency Video Coding(HEVC) encoder","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2547082682","doi":"https://doi.org/10.1109/icce-berlin.2016.7684724","mag":"2547082682"},"language":"en","primary_location":{"id":"doi:10.1109/icce-berlin.2016.7684724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-berlin.2016.7684724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 6th International Conference on Consumer Electronics - Berlin (ICCE-Berlin)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051102387","display_name":"Seongmo Park","orcid":"https://orcid.org/0000-0001-8656-9094"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Seongmo Park","raw_affiliation_strings":["Intelligent SoC Research Department, Deajeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intelligent SoC Research Department, Deajeon, Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067669530","display_name":"Byoung Gun Choi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Byoung Gun Choi","raw_affiliation_strings":["Intelligent SoC Research Department, Deajeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intelligent SoC Research Department, Deajeon, Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055180715","display_name":"In Gi Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"In Gi Lim","raw_affiliation_strings":["Electronics and Telecommunications Research Institute, Daejeon, Daejeon, KR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Research Institute, Daejeon, Daejeon, KR","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102881723","display_name":"Hyung-Il Park","orcid":"https://orcid.org/0000-0002-4762-3470"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hyung-il Park","raw_affiliation_strings":["Intelligent SoC Research Department, Deajeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intelligent SoC Research Department, Deajeon, Korea","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111892588","display_name":"Sung Weon Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung Weon Kang","raw_affiliation_strings":["Electronics and Telecommunications Research Institute, Daejeon, Daejeon, KR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Research Institute, Daejeon, Daejeon, KR","institution_ids":["https://openalex.org/I142401562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5105,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.65769569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8559159636497498},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.7055641412734985},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6475614309310913},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.6404722332954407},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5595410466194153},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.554052472114563},{"id":"https://openalex.org/keywords/high-definition-video","display_name":"High-definition video","score":0.5224101543426514},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.49525895714759827},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4818381071090698},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.438239723443985},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.417804479598999},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.414508581161499},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32162705063819885},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1040811836719513},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08453020453453064},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07894831895828247}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8559159636497498},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.7055641412734985},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6475614309310913},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.6404722332954407},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5595410466194153},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.554052472114563},{"id":"https://openalex.org/C2780236118","wikidata":"https://www.wikidata.org/wiki/Q2916762","display_name":"High-definition video","level":2,"score":0.5224101543426514},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.49525895714759827},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4818381071090698},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.438239723443985},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.417804479598999},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.414508581161499},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32162705063819885},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1040811836719513},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08453020453453064},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07894831895828247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-berlin.2016.7684724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-berlin.2016.7684724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 6th International Conference on Consumer Electronics - Berlin (ICCE-Berlin)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1964949579","https://openalex.org/W1984183183","https://openalex.org/W1985692495","https://openalex.org/W1998353476","https://openalex.org/W2019502172","https://openalex.org/W2057017194","https://openalex.org/W2101700394","https://openalex.org/W2107030587","https://openalex.org/W2126798395","https://openalex.org/W2131500202","https://openalex.org/W2141109916","https://openalex.org/W2144820986","https://openalex.org/W2147520702","https://openalex.org/W2979673094","https://openalex.org/W2979990382","https://openalex.org/W6649859352","https://openalex.org/W6679568700","https://openalex.org/W6680834127","https://openalex.org/W6769015554"],"related_works":["https://openalex.org/W2046462954","https://openalex.org/W2127392486","https://openalex.org/W3149845128","https://openalex.org/W1992393033","https://openalex.org/W2152652624","https://openalex.org/W2089136983","https://openalex.org/W2398743891","https://openalex.org/W2059784004","https://openalex.org/W1580607742","https://openalex.org/W2125591518"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"an":[5],"efficient":[6],"motion":[7,41],"estimation":[8],"hardware":[9],"architecture":[10,59,100,118],"for":[11,25,36,62,83],"High":[12],"Efficiency":[13],"Video":[14],"Coding":[15],"(HEVC)":[16],"using":[17,67],"a":[18,51,68,89,107,124],"Modified":[19],"Reference":[20],"Data":[21],"Access":[22],"Skip":[23],"(MRDAS)":[24],"reducing":[26,63],"the":[27,37,64,79,84,117],"minimum":[28],"memory":[29,32,65,69,80],"bandwidth.":[30],"The":[31,99,112],"bandwidth":[33,66],"is":[34,60,101],"responsible":[35],"throughput":[38],"limitations":[39],"in":[40,103],"estimation,":[42],"especially":[43],"when":[44],"dealing":[45],"with":[46,92,106],"high":[47],"quality":[48,97],"video":[49,96,128],"of":[50,78,123],"large":[52],"frame":[53],"size":[54,130],"and":[55,72],"search":[56],"range.":[57],"This":[58],"designed":[61,102],"access":[70,81],"sequence":[71],"MRDAS.":[73],"We":[74],"save":[75],"about":[76,93],"80%":[77],"cycles":[82],"reference":[85],"data":[86],"compared":[87],"to":[88],"conventional":[90],"method":[91],"0.2":[94],"dB":[95],"degradation.":[98],"Verilog":[104],"HDL":[105],"65":[108],"nm":[109],"cell":[110],"library.":[111],"simulation":[113],"results":[114],"show":[115],"that":[116],"can":[119],"achieve":[120],"real-time":[121],"processing":[122],"3,840":[125],"\u00d7":[126],"2,160":[127],"image":[129],"at":[131,134],"30":[132],"fps":[133],"350":[135],"MHz.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}