{"id":"https://openalex.org/W1986737553","doi":"https://doi.org/10.1109/icce-berlin.2014.7034207","title":"Constrained low-power CMOS analog circuit design via all-inversion region MOS model","display_name":"Constrained low-power CMOS analog circuit design via all-inversion region MOS model","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1986737553","doi":"https://doi.org/10.1109/icce-berlin.2014.7034207","mag":"1986737553"},"language":"en","primary_location":{"id":"doi:10.1109/icce-berlin.2014.7034207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-berlin.2014.7034207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Fourth International Conference on Consumer Electronics Berlin (ICCE-Berlin)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020668322","display_name":"Magnanil Goswami","orcid":null},"institutions":[{"id":"https://openalex.org/I99601430","display_name":"Maulana Abul Kalam Azad University of Technology, West Bengal","ror":"https://ror.org/030tcae29","country_code":"IN","type":"education","lineage":["https://openalex.org/I99601430"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Magnanil Goswami","raw_affiliation_strings":["Dept. of CSE & IT, West Bengal University of Technology, Kolkata, India","Department of CSE and IT, West Bengal University of Technology, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Dept. of CSE & IT, West Bengal University of Technology, Kolkata, India","institution_ids":["https://openalex.org/I99601430"]},{"raw_affiliation_string":"Department of CSE and IT, West Bengal University of Technology, Kolkata, India","institution_ids":["https://openalex.org/I99601430"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101095392","display_name":"Sudakshina Kundu","orcid":null},"institutions":[{"id":"https://openalex.org/I99601430","display_name":"Maulana Abul Kalam Azad University of Technology, West Bengal","ror":"https://ror.org/030tcae29","country_code":"IN","type":"education","lineage":["https://openalex.org/I99601430"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudakshina Kundu","raw_affiliation_strings":["Dept. of CSE & IT, West Bengal University of Technology, Kolkata, India","Department of CSE and IT, West Bengal University of Technology, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Dept. of CSE & IT, West Bengal University of Technology, Kolkata, India","institution_ids":["https://openalex.org/I99601430"]},{"raw_affiliation_string":"Department of CSE and IT, West Bengal University of Technology, Kolkata, India","institution_ids":["https://openalex.org/I99601430"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020668322"],"corresponding_institution_ids":["https://openalex.org/I99601430"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56884892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.731676459312439},{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.6390125751495361},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5971647500991821},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5753275156021118},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5561175346374512},{"id":"https://openalex.org/keywords/convex-optimization","display_name":"Convex optimization","score":0.516514003276825},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5057358741760254},{"id":"https://openalex.org/keywords/regular-polygon","display_name":"Regular polygon","score":0.5030085444450378},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4965408444404602},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4846830666065216},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4331441819667816},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.42659100890159607},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41227826476097107},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3551655411720276},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.299250990152359},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2867409586906433},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21189531683921814},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18997767567634583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11827096343040466},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.07195508480072021}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.731676459312439},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.6390125751495361},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5971647500991821},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5753275156021118},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5561175346374512},{"id":"https://openalex.org/C157972887","wikidata":"https://www.wikidata.org/wiki/Q463359","display_name":"Convex optimization","level":3,"score":0.516514003276825},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5057358741760254},{"id":"https://openalex.org/C112680207","wikidata":"https://www.wikidata.org/wiki/Q714886","display_name":"Regular polygon","level":2,"score":0.5030085444450378},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4965408444404602},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4846830666065216},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4331441819667816},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.42659100890159607},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41227826476097107},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3551655411720276},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.299250990152359},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2867409586906433},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21189531683921814},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18997767567634583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11827096343040466},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.07195508480072021},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-berlin.2014.7034207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-berlin.2014.7034207","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Fourth International Conference on Consumer Electronics Berlin (ICCE-Berlin)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1645258570","https://openalex.org/W1980732375","https://openalex.org/W2032735355","https://openalex.org/W2057891643","https://openalex.org/W2079826846","https://openalex.org/W2106476087","https://openalex.org/W2114750951","https://openalex.org/W2119469825","https://openalex.org/W2122919983","https://openalex.org/W2153345224","https://openalex.org/W2167034725","https://openalex.org/W2171048418","https://openalex.org/W4246374952","https://openalex.org/W6632118610","https://openalex.org/W6685032277"],"related_works":["https://openalex.org/W1519976071","https://openalex.org/W3205162826","https://openalex.org/W4327500672","https://openalex.org/W2059530328","https://openalex.org/W2042549511","https://openalex.org/W2045647383","https://openalex.org/W2080428035","https://openalex.org/W2743305891","https://openalex.org/W2009503188","https://openalex.org/W339514002"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"furnish":[4],"a":[5,66,71],"novel":[6],"approach":[7],"of":[8,14,28,54,73],"design":[9,39,74],"automation":[10],"and":[11,31,45,59],"power":[12],"optimization":[13,30,57],"CMOS":[15],"analog":[16],"integrated":[17],"circuits.":[18],"This":[19],"method":[20],"offers":[21],"an":[22,55],"effective":[23],"amalgamation":[24],"between":[25],"the":[26,32,52],"principles":[27],"orthogonal-convex":[29,56],"all-inversion":[33],"region":[34],"MOS":[35],"transistor":[36],"model.":[37],"The":[38],"equations,":[40],"emerging":[41],"from":[42],"various":[43],"device":[44],"circuit":[46],"specifications":[47],"can":[48,60],"be":[49,61],"modeled":[50],"as":[51],"constraints":[53],"problem":[58],"evaluated":[62],"automatically":[63],"to":[64],"ensure":[65],"globally":[67],"optimal":[68],"solution":[69],"over":[70],"range":[72],"scenarios.":[75]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}