{"id":"https://openalex.org/W2548414015","doi":"https://doi.org/10.1109/icce-berlin.2013.6697986","title":"Design of instruction decode logic for dual-issue superscalar processor based on LEON2","display_name":"Design of instruction decode logic for dual-issue superscalar processor based on LEON2","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2548414015","doi":"https://doi.org/10.1109/icce-berlin.2013.6697986","mag":"2548414015"},"language":"en","primary_location":{"id":"doi:10.1109/icce-berlin.2013.6697986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-berlin.2013.6697986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Third International Conference on Consumer Electronics \u00bf Berlin (ICCE-Berlin)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Xue Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xue Yang","raw_affiliation_strings":["Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100528166","display_name":"Lixin Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lixin Yu","raw_affiliation_strings":["Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103275949","display_name":"Wei Zhuang","orcid":"https://orcid.org/0009-0004-5113-548X"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Zhuang","raw_affiliation_strings":["Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076496014","display_name":"Yingpan Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yingpan Wu","raw_affiliation_strings":["Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100348617","display_name":"Hao Li","orcid":"https://orcid.org/0000-0002-6294-6761"},"institutions":[{"id":"https://openalex.org/I4210089056","display_name":"Beijing Microelectronics Technology Institute","ror":"https://ror.org/007y7ej30","country_code":"CN","type":"other","lineage":["https://openalex.org/I4210089056"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Hao","raw_affiliation_strings":["Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. SoC, Beijing Microelectronics Tech. Institution (BMTI), Beijing, China","institution_ids":["https://openalex.org/I4210089056"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210089056"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.9606999754905701,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.9606999754905701,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9300000071525574,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13734","display_name":"Advanced Computational Techniques and Applications","score":0.9047999978065491,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8854161500930786},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8033313155174255},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.6047807931900024},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5992916226387024},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5375592112541199},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.48751017451286316},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4815278649330139},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4784431755542755},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.4499111473560333},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4471125304698944},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37843307852745056},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2965772747993469},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.23291653394699097},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.19310370087623596},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18838873505592346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08485433459281921}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8854161500930786},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8033313155174255},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.6047807931900024},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5992916226387024},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5375592112541199},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.48751017451286316},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4815278649330139},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4784431755542755},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4499111473560333},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4471125304698944},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37843307852745056},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2965772747993469},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.23291653394699097},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.19310370087623596},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18838873505592346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08485433459281921},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icce-berlin.2013.6697986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icce-berlin.2013.6697986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Third International Conference on Consumer Electronics \u00bf Berlin (ICCE-Berlin)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1510808677","https://openalex.org/W1567646530","https://openalex.org/W2097465082"],"related_works":["https://openalex.org/W2152087194","https://openalex.org/W2013224430","https://openalex.org/W2090048032","https://openalex.org/W2068252216","https://openalex.org/W2152596151","https://openalex.org/W4243970730","https://openalex.org/W2217281631","https://openalex.org/W2411509464","https://openalex.org/W2150776253","https://openalex.org/W2548414015"],"abstract_inverted_index":{"An":[0],"instruction":[1,61],"decode":[2,38],"logic":[3],"available":[4],"for":[5,60],"dual-issue":[6,99,125],"pipeline":[7,100],"processor":[8,22,28],"is":[9,16,25,58,127],"presented":[10],"in":[11,31,67,91],"this":[12],"paper.":[13],"The":[14],"structure":[15,126],"based":[17],"on":[18,36,113],"the":[19,37,52,72,84,98,102,114,121,124,133],"LEON2":[20],"scalar":[21],"since":[23],"it":[24],"a":[26],"multifunctional":[27],"widely":[29],"used":[30],"many":[32],"application":[33],"scenarios.":[34],"Focusing":[35],"part,":[39],"mainly":[40],"three":[41],"problems":[42],"are":[43,69,87,107],"solved.":[44],"A":[45],"comparator":[46],"that":[47,120],"can":[48],"help":[49],"to":[50,80,132],"get":[51],"right":[53],"nPC":[54],"(nest":[55],"program":[56,111],"counter)":[57],"introduced":[59],"dispatching.":[62],"Dependences":[63],"between":[64,83],"two":[65,85,115],"instructions":[66],"parallel":[68],"settled":[70],"by":[71,89,129],"added":[73,106],"Branch":[74],"detector,":[75],"and":[76,101],"operands":[77],"hand":[78],"over":[79],"each":[81],"other":[82],"pipelines":[86],"implemented":[88],"brought":[90],"forwarding":[92],"roads.":[93],"Structure":[94],"block":[95],"diagrams":[96],"of":[97,123],"new":[103],"function":[104],"units":[105],"given.":[108],"Run":[109],"testing":[110],"Dhrystone":[112],"different":[116],"structures,":[117],"results":[118],"indicate":[119],"performance":[122],"improved":[128],"30.18%":[130],"comparing":[131],"single-issue":[134],"structure.":[135]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}