{"id":"https://openalex.org/W4200106037","doi":"https://doi.org/10.1109/iccd53106.2021.00071","title":"GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors","display_name":"GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors","publication_year":2021,"publication_date":"2021-10-01","ids":{"openalex":"https://openalex.org/W4200106037","doi":"https://doi.org/10.1109/iccd53106.2021.00071"},"language":"en","primary_location":{"id":"doi:10.1109/iccd53106.2021.00071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd53106.2021.00071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 39th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2201.08166","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003115244","display_name":"Nazareno Bruschi","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Nazareno Bruschi","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078686831","display_name":"Germain Haugou","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I4210158766","display_name":"Greenerwave (France)","ror":"https://ror.org/05kk1wy06","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210158766"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"Germain Haugou","raw_affiliation_strings":["ETH, Zurich, Switzerland","GreenWaves-Technologies, Gronoble, France"],"affiliations":[{"raw_affiliation_string":"ETH, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"GreenWaves-Technologies, Gronoble, France","institution_ids":["https://openalex.org/I4210158766"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004842257","display_name":"Giuseppe Tagliavini","orcid":"https://orcid.org/0000-0002-9221-4633"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Tagliavini","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038717922","display_name":"Francesco Conti","orcid":"https://orcid.org/0000-0002-7924-933X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Conti","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["ETH, Zurich, Switzerland","University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"ETH, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5003115244"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":6.8035,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.97856923,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"409","last_page":"416"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.759435772895813},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6313040256500244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5423141717910767},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5104371905326843},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.33000946044921875},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2684839963912964},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.23063263297080994}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.759435772895813},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6313040256500244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5423141717910767},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5104371905326843},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.33000946044921875},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2684839963912964},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.23063263297080994}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd53106.2021.00071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd53106.2021.00071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 39th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2201.08166","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2201.08166","pdf_url":"https://arxiv.org/pdf/2201.08166","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"pmh:oai:cris.unibo.it:11585/847041","is_oa":true,"landing_page_url":"http://hdl.handle.net/11585/847041","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2201.08166","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2201.08166","pdf_url":"https://arxiv.org/pdf/2201.08166","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1522250664","https://openalex.org/W2036514477","https://openalex.org/W2077019175","https://openalex.org/W2138039790","https://openalex.org/W2147657366","https://openalex.org/W2572962568","https://openalex.org/W2624006186","https://openalex.org/W2790721814","https://openalex.org/W2899947464","https://openalex.org/W2913104037","https://openalex.org/W2946072469","https://openalex.org/W2963255460","https://openalex.org/W3035842346","https://openalex.org/W3036554530","https://openalex.org/W3049586678","https://openalex.org/W3137875211","https://openalex.org/W4233983581","https://openalex.org/W4247806563","https://openalex.org/W4251534053","https://openalex.org/W4297775537","https://openalex.org/W4304111078","https://openalex.org/W6631155369","https://openalex.org/W6737664043"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W2035206467","https://openalex.org/W2512308948","https://openalex.org/W2068921804","https://openalex.org/W1993387723"],"abstract_inverted_index":{"The":[0],"last":[1],"few":[2],"years":[3],"have":[4],"seen":[5],"the":[6,51,87,118,124,135,142,161,191],"emergence":[7],"of":[8,73,93,120,126,144,160,166,202],"IoT":[9,151],"processors:":[10],"ultra-low":[11],"power":[12],"systems-on-chips":[13],"(SoCs)":[14],"combining":[15],"lightweight":[16],"and":[17,34,44,53,89,96,103,112,147,173,184,187,197],"flexible":[18],"micro-controller":[19],"units":[20],"(MCUs),":[21],"often":[22],"based":[23,150],"on":[24],"open-ISA":[25],"RISC-V":[26,149],"cores,":[27],"with":[28,123,134,199,204,209],"application-specific":[29],"accelerators":[30],"to":[31,49,137,206],"maximize":[32],"performance":[33,171,185,215],"energy":[35],"efficiency.":[36],"Overall,":[37],"this":[38,58,70,77],"heterogeneity":[39],"level":[40,193],"requires":[41],"complex":[42],"hardware":[43,162],"a":[45,66,109,200],"full-fledged":[46],"software":[47],"stack":[48],"orchestrate":[50],"execution":[52],"exploit":[54],"platform":[55,167],"features.":[56],"For":[57],"reason,":[59],"enabling":[60],"agile":[61],"design":[62,90,188],"space":[63],"exploration":[64,189],"becomes":[65],"crucial":[67],"asset":[68],"for":[69,169,214],"new":[71],"class":[72],"low-power":[74],"SoCs.":[75],"In":[76],"scenario,":[78],"high-level":[79],"simulators":[80,95],"play":[81],"an":[82],"essential":[83],"role":[84],"in":[85,141],"breaking":[86],"speed":[88],"effort":[91],"bottlenecks":[92],"cycle-accurate":[94,207],"FPGA":[97],"prototypes,":[98],"respectively,":[99],"while":[100],"preserving":[101],"functional":[102,183],"timing":[104],"accuracy.":[105],"We":[106],"present":[107],"GVSoC,":[108],"highly":[110,145],"configurable":[111],"timing-accurate":[113],"event-driven":[114],"simulator":[115],"that":[116,179],"combines":[117],"efficiency":[119],"C++":[121],"models":[122],"flexibility":[125],"Python":[127],"configuration":[128,159],"scripts.":[129],"GVSoC":[130,180],"is":[131],"fully":[132],"open-sourced,":[133],"intent":[136],"drive":[138],"future":[139],"research":[140],"area":[143],"parallel":[146],"heterogeneous":[148],"processors,":[152],"leveraging":[153],"three":[154],"foundational":[155],"features:":[156],"Python-based":[157],"modular":[158],"description,":[163],"easy":[164],"calibration":[165],"parameters":[168],"accurate":[170],"estimation,":[172],"high-speed":[174],"simulation.":[175],"Experimental":[176],"results":[177],"show":[178],"enables":[181],"practical":[182],"analysis":[186],"at":[190],"full-platform":[192],"(processors,":[194],"memory,":[195],"peripherals":[196],"IOs)":[198],"speed-up":[201],"2500×":[203],"respect":[205],"simulation":[208],"errors":[210],"typically":[211],"below":[212],"10%":[213],"analysis.":[216]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":8}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2021-12-31T00:00:00"}