{"id":"https://openalex.org/W2556265009","doi":"https://doi.org/10.1109/iccd.2016.7753354","title":"CNFET-based high throughput register file architecture","display_name":"CNFET-based high throughput register file architecture","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2556265009","doi":"https://doi.org/10.1109/iccd.2016.7753354","mag":"2556265009"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2016.7753354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023632642","display_name":"Tianjian Li","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tianjian Li","raw_affiliation_strings":["Department of Computer Science & Engineering, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053801300","display_name":"Li Jiang","orcid":"https://orcid.org/0000-0002-7353-8798"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Jiang","raw_affiliation_strings":["Department of Computer Science & Engineering, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045693138","display_name":"Naifeng Jing","orcid":"https://orcid.org/0000-0001-8417-5796"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Naifeng Jing","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056632010","display_name":"Xiaoyao Liang","orcid":"https://orcid.org/0000-0002-2790-5884"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyao Liang","raw_affiliation_strings":["Department of Computer Science & Engineering, Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5023632642"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.12757064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"501","issue":null,"first_page":"662","last_page":"669"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8473153710365295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8069304823875427},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7446445226669312},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.6662565469741821},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5877494812011719},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5329989194869995},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4830801784992218},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2759140431880951},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.11164411902427673}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8473153710365295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8069304823875427},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7446445226669312},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.6662565469741821},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5877494812011719},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5329989194869995},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4830801784992218},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2759140431880951},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.11164411902427673},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2016.7753354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1971241456","https://openalex.org/W1979527452","https://openalex.org/W1991561423","https://openalex.org/W2015272236","https://openalex.org/W2018412829","https://openalex.org/W2033443176","https://openalex.org/W2034639175","https://openalex.org/W2035059520","https://openalex.org/W2049708240","https://openalex.org/W2081790217","https://openalex.org/W2089104269","https://openalex.org/W2091844454","https://openalex.org/W2103491903","https://openalex.org/W2103775665","https://openalex.org/W2119092150","https://openalex.org/W2120657398","https://openalex.org/W2129545516","https://openalex.org/W2138085193","https://openalex.org/W2140288260","https://openalex.org/W2140839100","https://openalex.org/W2154456959","https://openalex.org/W2168185346","https://openalex.org/W2170417876","https://openalex.org/W2210544511","https://openalex.org/W2291337946","https://openalex.org/W2321019643","https://openalex.org/W3146853593","https://openalex.org/W4254506919"],"related_works":["https://openalex.org/W4312941541","https://openalex.org/W2042399072","https://openalex.org/W2361019053","https://openalex.org/W3144620029","https://openalex.org/W2356166161","https://openalex.org/W2071125430","https://openalex.org/W624979004","https://openalex.org/W2483419948","https://openalex.org/W4394246196","https://openalex.org/W2589715212"],"abstract_inverted_index":{"A":[0],"Carbon":[1],"Nanotube":[2],"field-effect":[3,14],"transistor":[4,15],"(CNFET)":[5],"is":[6,128],"a":[7,11,38],"promising":[8],"alternative":[9],"to":[10,17,28,42,92,104],"traditional":[12],"metal-oxide-semiconductor":[13],"(MOSFET)":[16],"overcome":[18],"the":[19,47,63,71,106,124,132,142],"\u201cPower":[20],"Wall\u201d":[21],"challenge.":[22],"However,":[23],"CNFETs":[24,113],"are":[25,68,90],"inherently":[26],"subject":[27],"much":[29],"larger":[30],"process":[31,60],"variation":[32,136],"and":[33,74,114,137],"thereby":[34],"they":[35],"can":[36],"incur":[37],"significant":[39],"design":[40,134,143],"cost":[41],"build":[43],"high-performance":[44],"processors.":[45,119],"Particularly,":[46],"large":[48],"register":[49],"files":[50],"(RF)":[51],"of":[52,65,112,117],"SIMD":[53,72,118],"GPU-style":[54],"processors":[55],"suffer":[56],"more":[57],"from":[58],"such":[59],"variations":[61],"because":[62],"number":[64],"critical":[66,91],"paths":[67],"multiplied":[69],"by":[70],"width":[73],"thread":[75],"count.":[76],"In":[77],"this":[78],"paper,":[79],"we":[80,99],"first":[81],"show":[82],"that":[83,123],"RF":[84,93,126],"organizations":[85],"coupled":[86],"with":[87,144],"architectural":[88,102],"techniques":[89,103],"performance":[94,107,127],"under":[95,135],"CNFET-specific":[96],"variations.":[97],"Second,":[98],"propose":[100],"several":[101],"mitigate":[105],"degradation,":[108],"leveraging":[109],"distinctive":[110],"characteristics":[111],"unique":[115],"features":[116],"Our":[120],"experiments":[121],"demonstrate":[122],"average":[125],"53%":[129],"higher":[130],"than":[131,141],"worst":[133],"only":[138],"7%":[139],"lower":[140],"no":[145],"variation.":[146]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}