{"id":"https://openalex.org/W2557016272","doi":"https://doi.org/10.1109/iccd.2016.7753342","title":"A readback based general debugging framework for soft-core processors","display_name":"A readback based general debugging framework for soft-core processors","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2557016272","doi":"https://doi.org/10.1109/iccd.2016.7753342","mag":"2557016272"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2016.7753342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102100724","display_name":"Changgong Li","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Changgong Li","raw_affiliation_strings":["Department for Electrical Engineering and Information Technology, Computer Systems Group, Germany"],"affiliations":[{"raw_affiliation_string":"Department for Electrical Engineering and Information Technology, Computer Systems Group, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027254219","display_name":"Alexander Schwarz","orcid":"https://orcid.org/0000-0003-2276-5947"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alexander Schwarz","raw_affiliation_strings":["Department for Electrical Engineering and Information Technology, Computer Systems Group, Germany"],"affiliations":[{"raw_affiliation_string":"Department for Electrical Engineering and Information Technology, Computer Systems Group, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005076278","display_name":"Christian Hochberger","orcid":"https://orcid.org/0000-0001-5516-7826"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christian Hochberger","raw_affiliation_strings":["Department for Electrical Engineering and Information Technology, Computer Systems Group, Germany"],"affiliations":[{"raw_affiliation_string":"Department for Electrical Engineering and Information Technology, Computer Systems Group, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102100724"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.13513259,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"568","last_page":"575"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.962437093257904},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8394425511360168},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7101291418075562},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7073626518249512},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.6176495552062988},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5304773449897766},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48963838815689087},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.47947749495506287},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4401496350765228},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4294029772281647},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3742985129356384},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30063509941101074}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.962437093257904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8394425511360168},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7101291418075562},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7073626518249512},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.6176495552062988},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5304773449897766},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48963838815689087},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.47947749495506287},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4401496350765228},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4294029772281647},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3742985129356384},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30063509941101074},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2016.7753342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1570833211","https://openalex.org/W1651679540","https://openalex.org/W1994052066","https://openalex.org/W2017680822","https://openalex.org/W2022796472","https://openalex.org/W2078827749","https://openalex.org/W2102172561","https://openalex.org/W2105993342","https://openalex.org/W2134054737","https://openalex.org/W2151591582","https://openalex.org/W2433327602","https://openalex.org/W4285719527","https://openalex.org/W6670120833","https://openalex.org/W6676052100"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W2347893649"],"abstract_inverted_index":{"Using":[0],"Field":[1],"Programmable":[2],"Gate":[3],"Arrays":[4],"(FPGAs)":[5],"as":[6],"implementation":[7],"platform":[8],"for":[9,47,108],"systems-on-chip":[10],"(SoC)":[11],"has":[12],"become":[13],"quite":[14],"popular.":[15],"Typically,":[16],"the":[17,21,48,85,99,103,109,124],"software":[18,59],"part":[19],"of":[20,88,133],"system":[22],"functionality":[23],"is":[24,63],"executed":[25],"on":[26],"a":[27,67,94,117,129],"soft-core":[28],"processor.":[29],"Debugging":[30],"such":[31,93,122],"systems":[32],"becomes":[33],"more":[34],"difficult":[35],"than":[36],"standard":[37],"SoCs":[38],"since":[39],"regular":[40],"debugging":[41,69,114],"facilities":[42,115],"are":[43],"not":[44],"always":[45],"available":[46],"processor":[49],"cores":[50],"and":[51,77],"also":[52],"additional":[53,104],"hardware":[54],"problems":[55],"can":[56,72,126],"overlap":[57],"with":[58,116],"bugs.":[60],"Thus,":[61],"it":[62],"interesting":[64],"to":[65,74,91],"provide":[66],"general":[68,95],"framework":[70,96],"that":[71,123],"help":[73],"identify":[75],"SW":[76],"HW":[78,105],"problems.":[79],"In":[80],"this":[81],"contribution,":[82],"we":[83],"use":[84],"readback":[86],"feature":[87],"modern":[89],"FPGAs":[90],"implement":[92],"while":[97],"at":[98,128],"same":[100],"time":[101],"minimizing":[102],"resources":[106],"required":[107],"debugging.":[110],"We":[111],"interface":[112],"our":[113],"full":[118],"featured":[119],"development":[120],"environment":[121],"user":[125],"work":[127],"very":[130],"high":[131],"level":[132],"abstraction.":[134]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}