{"id":"https://openalex.org/W2556069549","doi":"https://doi.org/10.1109/iccd.2016.7753334","title":"A statistical critical path monitor in 14nm CMOS","display_name":"A statistical critical path monitor in 14nm CMOS","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2556069549","doi":"https://doi.org/10.1109/iccd.2016.7753334","mag":"2556069549"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2016.7753334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072965417","display_name":"Bruce Fleischer","orcid":"https://orcid.org/0000-0002-7033-1564"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Bruce Fleischer","raw_affiliation_strings":["IBM T.J. Watson Research Center, NY"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center, NY","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066505135","display_name":"Christos Vezyrtzis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christos Vezyrtzis","raw_affiliation_strings":["IBM T.J. Watson Research Center, NY"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center, NY","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025878949","display_name":"Karthik Balakrishnan","orcid":"https://orcid.org/0000-0001-8409-227X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Karthik Balakrishnan","raw_affiliation_strings":["IBM T.J. Watson Research Center, NY"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center, NY","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031559823","display_name":"K.A. Jenkins","orcid":"https://orcid.org/0000-0002-6949-8439"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Keith A. Jenkins","raw_affiliation_strings":["IBM T.J. Watson Research Center, NY"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center, NY","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072965417"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67076403,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"507","last_page":"511"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7151880264282227},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7134467959403992},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6259399652481079},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5387121438980103},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5166873931884766},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5114123225212097},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49971985816955566},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4949440360069275},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.4896400570869446},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48817211389541626},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.4461991786956787},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4344826340675354},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3878200650215149},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3306710720062256},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30505385994911194},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27284306287765503},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.14714553952217102},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12817981839179993},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1209498941898346},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.09191170334815979},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.09069707989692688},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07997801899909973}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7151880264282227},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7134467959403992},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6259399652481079},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5387121438980103},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5166873931884766},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5114123225212097},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49971985816955566},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4949440360069275},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.4896400570869446},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48817211389541626},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.4461991786956787},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4344826340675354},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3878200650215149},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3306710720062256},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30505385994911194},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27284306287765503},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.14714553952217102},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12817981839179993},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1209498941898346},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.09191170334815979},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.09069707989692688},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07997801899909973},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2016.7753334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2002627101","https://openalex.org/W2031068066","https://openalex.org/W2048956425","https://openalex.org/W2079706534","https://openalex.org/W2094786483","https://openalex.org/W2105485345","https://openalex.org/W2122592588","https://openalex.org/W2142880029","https://openalex.org/W2150357124","https://openalex.org/W2171086277","https://openalex.org/W6670518604"],"related_works":["https://openalex.org/W2783354812","https://openalex.org/W4384112194","https://openalex.org/W2103009189","https://openalex.org/W4312958259","https://openalex.org/W4235807419","https://openalex.org/W2144633290","https://openalex.org/W2550704533","https://openalex.org/W2827496155","https://openalex.org/W2890026549","https://openalex.org/W2187775186"],"abstract_inverted_index":{"Local":[0],"variation":[1],"of":[2,41,48,51,57,68,85],"delay":[3,44,52],"paths":[4],"has":[5],"a":[6,55,83,88],"significant":[7],"impact":[8],"on":[9,26,87],"modern":[10],"microprocessor":[11],"performance":[12],"and":[13,64],"yield.":[14],"A":[15],"critical":[16,28],"path":[17,74],"monitor":[18],"is":[19],"reported":[20,79],"which":[21],"extracts":[22],"timing":[23],"variability":[24],"information":[25],"various":[27],"paths,":[29,45],"including":[30],"sample":[31],"processor":[32,89],"paths.":[33],"The":[34,78],"very":[35],"compact":[36],"circuit":[37,65,73],"contains":[38],"256":[39],"copies":[40],"15":[42],"different":[43],"enabling":[46],"measurement":[47],"the":[49],"statistics":[50],"variation,":[53],"as":[54],"function":[56],"threshold":[58],"voltage,":[59,61],"supply":[60],"fanout,":[62],"temperature,":[63],"topology.":[66],"Measurements":[67],"14nm":[69],"SOI":[70],"finFET":[71],"[1]":[72],"delays":[75],"are":[76],"presented.":[77],"sensor":[80],"can":[81],"offer":[82],"variety":[84],"advantages":[86],"chip,":[90],"ranging":[91],"from":[92],"testing":[93],"time":[94],"improvement":[95],"to":[96],"power":[97],"savings.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}