{"id":"https://openalex.org/W2551339185","doi":"https://doi.org/10.1109/iccd.2016.7753312","title":"Scalable memory architecture for soft-core processors","display_name":"Scalable memory architecture for soft-core processors","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2551339185","doi":"https://doi.org/10.1109/iccd.2016.7753312","mag":"2551339185"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2016.7753312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041427628","display_name":"Tiago Trevisan Jost","orcid":"https://orcid.org/0000-0002-0601-7247"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Tiago T. Jost","raw_affiliation_strings":["Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064852217","display_name":"Gabriel L. Nazar","orcid":"https://orcid.org/0000-0001-7202-7139"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gabriel L. Nazar","raw_affiliation_strings":["Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luigi Carro","raw_affiliation_strings":["Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.3204,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60189315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"890","issue":null,"first_page":"396","last_page":"399"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8688814640045166},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5801537036895752},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5616769194602966},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5255866646766663},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.5117949843406677},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5079560875892639},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4838629961013794},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47749871015548706},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4470844864845276},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4367421567440033},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3613891899585724},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.2659687399864197},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2286851406097412},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21912041306495667}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8688814640045166},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5801537036895752},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5616769194602966},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5255866646766663},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.5117949843406677},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5079560875892639},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4838629961013794},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47749871015548706},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4470844864845276},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4367421567440033},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3613891899585724},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.2659687399864197},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2286851406097412},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21912041306495667}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2016.7753312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1636083713","https://openalex.org/W1969720574","https://openalex.org/W2005022399","https://openalex.org/W2022128349","https://openalex.org/W2040412852","https://openalex.org/W2090809553","https://openalex.org/W2093994565","https://openalex.org/W2105778948","https://openalex.org/W2110421595","https://openalex.org/W2140243169","https://openalex.org/W2153185479","https://openalex.org/W2163270257","https://openalex.org/W2171066426","https://openalex.org/W2533368764","https://openalex.org/W2601686331","https://openalex.org/W4242953705","https://openalex.org/W4246166885","https://openalex.org/W4247977365","https://openalex.org/W4255817501"],"related_works":["https://openalex.org/W2356602486","https://openalex.org/W2351992668","https://openalex.org/W2324828474","https://openalex.org/W2717174904","https://openalex.org/W1987014004","https://openalex.org/W2548545698","https://openalex.org/W2092936829","https://openalex.org/W2265963950","https://openalex.org/W2767857528","https://openalex.org/W2185482126"],"abstract_inverted_index":{"Restrictions":[0],"over":[1],"memory":[2,40,70,79,92],"performance":[3,97],"have":[4],"always":[5],"had":[6],"a":[7,52,77,91,116,155],"great":[8],"impact":[9,67],"on":[10,18,28,34,42,72,102,115],"soft-core":[11,29,103],"processors.":[12,104],"The":[13],"reduced":[14],"number":[15,168],"of":[16,26,36,68,86,95,169],"ports":[17,41],"FPGAs'":[19],"block":[20],"RAMs":[21],"may":[22],"limit":[23],"the":[24,66,69,111,132,137,146,167,173],"exploitation":[25],"parallelism":[27,100,113],"processors":[30],"that":[31,107,160],"are":[32,44],"implemented":[33,144],"top":[35],"these":[37],"devices.":[38],"Multiple":[39],"FPGAs":[43],"cumbersome":[45],"and":[46,57,98],"do":[47],"not":[48],"scale":[49],"well,":[50],"having":[51],"high":[53],"cost":[54],"in":[55,151,172],"area":[56,129],"power":[58],"consumption":[59],"when":[60,165],"implemented.":[61],"In":[62],"order":[63],"to":[64,89,154],"mitigate":[65],"bottleneck":[71],"such":[73],"devices,":[74],"we":[75],"propose":[76],"scalable":[78],"architecture":[80,109,162],"for":[81],"soft-cores.":[82],"We":[83,157],"make":[84],"use":[85],"software-managed":[87],"memories":[88],"build":[90],"system":[93],"capable":[94],"improving":[96],"instruction-level":[99],"(ILP)":[101],"Results":[105],"show":[106,159],"our":[108,161],"overcomes":[110],"limited":[112],"realized":[114],"dual-ported":[117],"processor,":[118],"reducing":[119],"execution":[120],"time":[121],"by":[122],"16.5%.":[123],"These":[124],"improvements":[125],"come":[126],"with":[127,136],"no":[128],"costs,":[130],"as":[131],"processor":[133],"is":[134],"kept":[135],"same":[138],"total":[139],"memory.":[140],"Automated":[141],"code":[142,153],"transformations":[143],"within":[145],"LLVM":[147],"compiler":[148],"keep":[149],"changes":[150],"application":[152],"minimum.":[156],"also":[158],"scales":[163],"better":[164],"boosting":[166],"functional":[170],"units":[171],"system.":[174]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}