{"id":"https://openalex.org/W2550352505","doi":"https://doi.org/10.1109/iccd.2016.7753297","title":"Lumos+: Rapid, pre-RTL design space exploration on accelerator-rich heterogeneous architectures with reconfigurable logic","display_name":"Lumos+: Rapid, pre-RTL design space exploration on accelerator-rich heterogeneous architectures with reconfigurable logic","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2550352505","doi":"https://doi.org/10.1109/iccd.2016.7753297","mag":"2550352505"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2016.7753297","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100456546","display_name":"Liang Wang","orcid":"https://orcid.org/0000-0002-6112-1928"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Liang Wang","raw_affiliation_strings":["University of Virginia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074818897","display_name":"Kevin Skadron","orcid":"https://orcid.org/0000-0002-8091-9302"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Skadron","raw_affiliation_strings":["University of Virginia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.12760535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"328","last_page":"335"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7464497089385986},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6547953486442566},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.6270923614501953},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6149458289146423},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5890165567398071},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4872974157333374},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.47559675574302673},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4736034870147705},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.42670977115631104},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42216238379478455},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38945674896240234},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.38743749260902405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3727954924106598},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10822108387947083},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09976950287818909}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7464497089385986},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6547953486442566},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.6270923614501953},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6149458289146423},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5890165567398071},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4872974157333374},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.47559675574302673},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4736034870147705},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.42670977115631104},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42216238379478455},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38945674896240234},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38743749260902405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3727954924106598},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10822108387947083},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09976950287818909},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2016.7753297","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2016.7753297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1965217823","https://openalex.org/W1970967350","https://openalex.org/W2006312753","https://openalex.org/W2009553719","https://openalex.org/W2079942837","https://openalex.org/W2081381252","https://openalex.org/W2098335003","https://openalex.org/W2099517310","https://openalex.org/W2105853930","https://openalex.org/W2109042184","https://openalex.org/W2133156997","https://openalex.org/W2135407913","https://openalex.org/W2152839228","https://openalex.org/W2162385899","https://openalex.org/W2170382128","https://openalex.org/W4230706651","https://openalex.org/W4256629673","https://openalex.org/W6651700774","https://openalex.org/W6676279030"],"related_works":["https://openalex.org/W3133116121","https://openalex.org/W2098419840","https://openalex.org/W2625058759","https://openalex.org/W3115530580","https://openalex.org/W3195471267","https://openalex.org/W1966764473","https://openalex.org/W2148031998","https://openalex.org/W2622392763","https://openalex.org/W2971009090","https://openalex.org/W2789349722"],"abstract_inverted_index":{"We":[0,27,37],"propose":[1],"Lumos+,":[2],"an":[3],"analytical":[4],"framework":[5],"for":[6,24,55],"power":[7,71],"and":[8,31,49,61,64,72,79,86],"performance":[9,73],"modeling":[10],"of":[11],"accelerator-rich":[12],"heterogeneous":[13],"architectures.":[14],"As":[15],"accelerators":[16,48],"proliferate,":[17],"the":[18,43,80],"search":[19,35],"space":[20],"becomes":[21],"too":[22],"expensive":[23],"brute-force":[25],"search.":[26],"describe":[28],"a":[29],"novel":[30],"highly":[32],"accurate":[33],"genetic":[34],"algorithm.":[36],"then":[38],"use":[39],"Lumos+":[40],"to":[41,82,84],"explore":[42],"tradeoffs":[44],"between":[45],"using":[46],"fixed-function":[47],"reconfigurable":[50,67],"logic":[51,68],"blocks,":[52],"while":[53,74],"accounting":[54],"diverse":[56,85],"workload":[57],"characteristics,":[58],"hardware":[59],"overheads,":[60],"system":[62,77],"constraints,":[63],"show":[65],"that":[66],"can":[69],"improve":[70],"improving":[75],"overall":[76],"flexibility":[78],"ability":[81],"adapt":[83],"changing":[87],"workloads.":[88]},"counts_by_year":[{"year":2020,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}