{"id":"https://openalex.org/W2197240258","doi":"https://doi.org/10.1109/iccd.2015.7357141","title":"ROST-C: Reliability driven optimisation and synthesis techniques for combinational circuits","display_name":"ROST-C: Reliability driven optimisation and synthesis techniques for combinational circuits","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2197240258","doi":"https://doi.org/10.1109/iccd.2015.7357141","mag":"2197240258"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2015.7357141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2015.7357141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041707043","display_name":"Satish Grandhi","orcid":null},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Satish Grandhi","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053914570","display_name":"David McCarthy","orcid":"https://orcid.org/0000-0003-0443-8387"},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"David McCarthy","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072187728","display_name":"Christian Spagnol","orcid":null},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Christian Spagnol","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016443261","display_name":"Emanuel Popovici","orcid":"https://orcid.org/0000-0001-6813-5030"},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Emanuel Popovici","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University College Cork, Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057424352","display_name":"Sorin Cot\u00f6fan\u0103","orcid":"https://orcid.org/0000-0001-7132-2291"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Sorin Cotofana","raw_affiliation_strings":["Faculty of EE, Mathematics and CS, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Faculty of EE, Mathematics and CS, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041707043"],"corresponding_institution_ids":["https://openalex.org/I27577105"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67683578,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"431","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6780544519424438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6159260869026184},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5670065879821777},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5520190000534058},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5202654600143433},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5155360698699951},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4758453369140625},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4717177748680115},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4685329496860504},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45158371329307556},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.448068231344223},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44435450434684753},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42364105582237244},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.41146326065063477},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36777573823928833},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33810892701148987},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2523818910121918},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.20415157079696655},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1742829978466034},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15433314442634583}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6780544519424438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6159260869026184},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5670065879821777},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5520190000534058},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5202654600143433},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5155360698699951},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4758453369140625},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4717177748680115},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4685329496860504},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45158371329307556},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.448068231344223},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44435450434684753},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42364105582237244},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.41146326065063477},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36777573823928833},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33810892701148987},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2523818910121918},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.20415157079696655},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1742829978466034},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15433314442634583},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2015.7357141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2015.7357141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W1528837436","https://openalex.org/W2069560114","https://openalex.org/W2072343993","https://openalex.org/W2076602574","https://openalex.org/W2079492534","https://openalex.org/W2104402818","https://openalex.org/W2108598232","https://openalex.org/W2125169487","https://openalex.org/W2138118117","https://openalex.org/W2142826718","https://openalex.org/W2163205571","https://openalex.org/W2332860651","https://openalex.org/W3152239234","https://openalex.org/W4241530675","https://openalex.org/W4251011269","https://openalex.org/W6601412428"],"related_works":["https://openalex.org/W2531550288","https://openalex.org/W2149041233","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W2518564956","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W1603944672","https://openalex.org/W1851795671","https://openalex.org/W2146663621"],"abstract_inverted_index":{"Traditional":[0],"logic":[1,52,92],"synthesis":[2],"methodologies":[3],"are":[4,47,142],"driven":[5,136],"by":[6,137],"timing,":[7],"power,":[8],"and":[9,18,63,68,133],"area":[10,188],"constraints.":[11],"However,":[12],"due":[13],"to":[14,28,66,106,144,167],"aggressive":[15],"technology":[16],"shrinking":[17],"lower":[19],"power":[20,197],"requirements,":[21],"circuit":[22,53,72,111],"reliability":[23,54,73,138],"is":[24,105,180],"fast":[25],"turning":[26],"out":[27],"be":[29],"yet":[30],"another":[31],"major":[32],"constraint":[33],"in":[34,51,75,194],"the":[35,45,70,110,161,183],"VLSI":[36],"design":[37],"flow.":[38],"Soft":[39,78],"errors,":[40],"which":[41,95],"traditionally":[42],"affected":[43],"only":[44],"memories,":[46],"now":[48],"also":[49],"resulting":[50],"degradation.":[55],"In":[56],"this":[57],"paper,":[58],"we":[59],"present":[60],"a":[61,121,153],"systematic":[62],"integrated":[64],"methodology":[65],"address":[67],"improve":[69],"combinational":[71],"measured":[74],"terms":[76],"of":[77,89,109,124,128,155,170,185,190],"Error":[79],"Rate":[80],"(SER).":[81],"The":[82,99],"proposed":[83,162],"SER":[84,178],"reduction":[85,169,179],"framework":[86,163],"makes":[87],"use":[88],"rewriting":[90],"based":[91],"optimisation":[93,140],"technique":[94],"employs":[96],"local":[97],"transformations.":[98],"main":[100],"idea":[101],"behind":[102],"our":[103],"proposal":[104],"replace":[107],"parts":[108],"with":[112],"functionally":[113],"equivalent":[114],"but":[115],"more":[116],"reliable":[117],"counterparts":[118],"chosen":[119],"from":[120],"pre-computed":[122],"subset":[123],"Negation-Permutation-Negation":[125],"(NPN)":[126],"classes":[127],"4-variable":[129],"functions.":[130],"Cut":[131],"enumeration":[132],"Boolean":[134],"matching":[135],"aware":[139],"algorithm":[141],"used":[143],"identify":[145],"best":[146],"possible":[147],"replacement":[148],"candidates.":[149],"Our":[150],"experiments":[151],"on":[152],"set":[154],"MCNC":[156],"benchmark":[157],"circuits":[158],"indicate":[159],"that":[160,192],"can":[164],"achieve":[165],"up":[166],"75%":[168],"output":[171],"error":[172],"probability.":[173],"On":[174],"average,":[175],"about":[176],"14%":[177],"obtained":[181],"at":[182],"expense":[184],"very":[186],"low":[187],"overhead":[189],"6.57%":[191],"results":[193],"13.52%":[195],"higher":[196],"consumption.":[198]},"counts_by_year":[{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}