{"id":"https://openalex.org/W2201475267","doi":"https://doi.org/10.1109/iccd.2015.7357096","title":"Immediate sleep: Reducing energy impact of peripheral circuits in STT-MRAM caches","display_name":"Immediate sleep: Reducing energy impact of peripheral circuits in STT-MRAM caches","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2201475267","doi":"https://doi.org/10.1109/iccd.2015.7357096","mag":"2201475267"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2015.7357096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2015.7357096","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087319091","display_name":"Eishi Arima","orcid":"https://orcid.org/0009-0002-7043-4288"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Eishi Arima","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103020387","display_name":"Hiroki Noguchi","orcid":"https://orcid.org/0000-0003-1659-1389"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Noguchi","raw_affiliation_strings":["Toshiba Corporate, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporate, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042516424","display_name":"Takashi Nakada","orcid":"https://orcid.org/0000-0001-7512-2545"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Nakada","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047490989","display_name":"Shinobu Miwa","orcid":"https://orcid.org/0000-0003-0315-3216"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinobu Miwa","raw_affiliation_strings":["The University of Electro-Communications, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Electro-Communications, Tokyo, Japan","institution_ids":["https://openalex.org/I20529979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007617456","display_name":"Susumu Takeda","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Susumu Takeda","raw_affiliation_strings":["Toshiba Corporate, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporate, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111734510","display_name":"Shinobu Fujita","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinobu Fujita","raw_affiliation_strings":["Toshiba Corporate, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporate, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090578339","display_name":"Hiroshi Nakamura","orcid":"https://orcid.org/0009-0005-6505-1903"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Nakamura","raw_affiliation_strings":["The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8164,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.69206721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"149","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7708858251571655},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.623882532119751},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5980501770973206},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5948317050933838},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5076028108596802},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48626506328582764},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.48266199231147766},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47604918479919434},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4354107677936554},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4295312762260437},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3601648211479187},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3388584852218628},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31729716062545776},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.27016890048980713},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18795105814933777},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17038869857788086},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16652962565422058},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09344533085823059}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7708858251571655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.623882532119751},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5980501770973206},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5948317050933838},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5076028108596802},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48626506328582764},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.48266199231147766},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47604918479919434},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4354107677936554},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4295312762260437},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3601648211479187},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3388584852218628},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31729716062545776},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.27016890048980713},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18795105814933777},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17038869857788086},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16652962565422058},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09344533085823059},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2015.7357096","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2015.7357096","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1966058111","https://openalex.org/W1983562124","https://openalex.org/W2010216838","https://openalex.org/W2064977311","https://openalex.org/W2070525241","https://openalex.org/W2082982763","https://openalex.org/W2085904822","https://openalex.org/W2087461437","https://openalex.org/W2100088734","https://openalex.org/W2100990433","https://openalex.org/W2103999643","https://openalex.org/W2110999128","https://openalex.org/W2116826022","https://openalex.org/W2131054871","https://openalex.org/W2133834148","https://openalex.org/W2136440084","https://openalex.org/W2138449721","https://openalex.org/W2147657366","https://openalex.org/W2147926533","https://openalex.org/W2149172130","https://openalex.org/W3148444620","https://openalex.org/W4248310916","https://openalex.org/W4253202538","https://openalex.org/W6675050829","https://openalex.org/W6680415081","https://openalex.org/W6830300290"],"related_works":["https://openalex.org/W2900067469","https://openalex.org/W2130342263","https://openalex.org/W2968511773","https://openalex.org/W2167303720","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2268996566"],"abstract_inverted_index":{"Implementing":[0],"last":[1],"level":[2],"caches":[3],"(LLCs)":[4],"with":[5,99,127],"STT-MRAM":[6,33,53,78,118,125],"is":[7,84],"a":[8,61,74],"promising":[9],"approach":[10],"for":[11],"designing":[12],"energy":[13,98,115],"efficient":[14],"microprocessors":[15],"due":[16],"to":[17,47,52,86,123],"high":[18],"density":[19],"and":[20,42],"low":[21],"leakage":[22,38,97,114],"power":[23,39,63],"of":[24,31,76,116],"its":[25],"memory":[26],"cells.":[27],"However,":[28],"peripheral":[29],"circuits":[30],"an":[32,77,117,124],"cache":[34,79],"still":[35],"suffer":[36],"from":[37],"because":[40],"large":[41,49],"leaky":[43],"transistors":[44],"are":[45],"required":[46],"drive":[48],"write":[50],"current":[51],"element.":[54],"To":[55],"overcome":[56],"this":[57],"problem,":[58],"we":[59],"propose":[60],"new":[62],"management":[64],"scheme":[65,130],"called":[66],"Immediate":[67],"Sleep":[68],"(IS).":[69],"IS":[70,93],"immediately":[71],"turns":[72],"off":[73],"subarray":[75],"if":[80],"the":[81,113,128,132],"next":[82],"access":[83],"predicted":[85],"be":[87],"not":[88],"critical":[89],"in":[90],"performance.":[91,103,134],"Thus,":[92],"can":[94,111],"effectively":[95],"reduce":[96],"little":[100],"impact":[101],"on":[102],"Our":[104],"experimental":[105],"results":[106],"show":[107],"that":[108],"our":[109],"technique":[110],"save":[112],"LLC":[119,126],"by":[120],"32%":[121],"compared":[122],"conventional":[129],"at":[131],"same":[133]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}