{"id":"https://openalex.org/W2221428482","doi":"https://doi.org/10.1109/iccd.2015.7357092","title":"Clotho: Proactive wearout deceleration in Chip-Multiprocessor interconnects","display_name":"Clotho: Proactive wearout deceleration in Chip-Multiprocessor interconnects","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2221428482","doi":"https://doi.org/10.1109/iccd.2015.7357092","mag":"2221428482"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2015.7357092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2015.7357092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112429974","display_name":"A. Vitkovskiy","orcid":null},"institutions":[{"id":"https://openalex.org/I163151358","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94","country_code":"CY","type":"education","lineage":["https://openalex.org/I163151358"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Arseniy Vitkovskiy","raw_affiliation_strings":["Dept. of Electrical Eng., Computer Eng. and Informatics Cyprus University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Eng., Computer Eng. and Informatics Cyprus University of Technology","institution_ids":["https://openalex.org/I163151358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020344922","display_name":"Vassos Soteriou","orcid":"https://orcid.org/0000-0002-2818-0459"},"institutions":[{"id":"https://openalex.org/I163151358","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94","country_code":"CY","type":"education","lineage":["https://openalex.org/I163151358"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Vassos Soteriou","raw_affiliation_strings":["Dept. of Electrical Eng., Computer Eng. and Informatics Cyprus University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Eng., Computer Eng. and Informatics Cyprus University of Technology","institution_ids":["https://openalex.org/I163151358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082578661","display_name":"Paul V. Gratz","orcid":"https://orcid.org/0000-0001-7120-7189"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul V. Gratz","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Texas A&M University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"117","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.7825720906257629},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7304134368896484},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6910734176635742},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6757388710975647},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6330562829971313},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5934802293777466},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.579164981842041},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5517477989196777},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5162608623504639},{"id":"https://openalex.org/keywords/hot-carrier-injection","display_name":"Hot-carrier injection","score":0.4434928596019745},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4411817789077759},{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.4285026490688324},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.32651740312576294},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2893320918083191},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1829814612865448},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.157756507396698},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1255888044834137},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12183579802513123},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08032011985778809},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06419166922569275}],"concepts":[{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.7825720906257629},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7304134368896484},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6910734176635742},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6757388710975647},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6330562829971313},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5934802293777466},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.579164981842041},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5517477989196777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5162608623504639},{"id":"https://openalex.org/C73500089","wikidata":"https://www.wikidata.org/wiki/Q2445876","display_name":"Hot-carrier injection","level":4,"score":0.4434928596019745},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4411817789077759},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.4285026490688324},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.32651740312576294},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2893320918083191},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1829814612865448},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.157756507396698},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1255888044834137},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12183579802513123},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08032011985778809},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06419166922569275},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2015.7357092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2015.7357092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 33rd IEEE International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1975295215","https://openalex.org/W1986094990","https://openalex.org/W2006500015","https://openalex.org/W2007719944","https://openalex.org/W2008041840","https://openalex.org/W2024874287","https://openalex.org/W2043496087","https://openalex.org/W2045215983","https://openalex.org/W2050316739","https://openalex.org/W2057785859","https://openalex.org/W2072893652","https://openalex.org/W2096581954","https://openalex.org/W2097501715","https://openalex.org/W2106965363","https://openalex.org/W2108958709","https://openalex.org/W2114868962","https://openalex.org/W2120984927","https://openalex.org/W2129181227","https://openalex.org/W2134211905","https://openalex.org/W2134993005","https://openalex.org/W2139454122","https://openalex.org/W2142699925","https://openalex.org/W2145238276","https://openalex.org/W2147657366","https://openalex.org/W2150283124","https://openalex.org/W2157225945","https://openalex.org/W2164004001","https://openalex.org/W2169875292","https://openalex.org/W2171068699","https://openalex.org/W2186830072","https://openalex.org/W2227557434","https://openalex.org/W2416518802","https://openalex.org/W2899305595","https://openalex.org/W3148031051","https://openalex.org/W4240838696","https://openalex.org/W4285719527","https://openalex.org/W6646897248","https://openalex.org/W6661287525","https://openalex.org/W6674833239","https://openalex.org/W6680034861","https://openalex.org/W6687047425","https://openalex.org/W6755650540"],"related_works":["https://openalex.org/W2165108872","https://openalex.org/W1526466920","https://openalex.org/W4286566980","https://openalex.org/W2324711075","https://openalex.org/W2053233382","https://openalex.org/W2034080945","https://openalex.org/W2337334590","https://openalex.org/W2006898677","https://openalex.org/W167642385","https://openalex.org/W912168359"],"abstract_inverted_index":{"With":[0],"advancing":[1],"process":[2,60],"technology,":[3],"Chip-Multiprocessors":[4],"(CMPs)":[5],"are":[6,69],"experiencing":[7],"ever":[8],"worsening":[9],"reliability":[10],"due":[11],"to":[12,27,72,93],"prolonged":[13],"operational":[14],"stresses.":[15],"The":[16],"network-on-chip":[17],"that":[18,68],"interconnects":[19],"the":[20,47,49],"components":[21],"of":[22],"CMPs":[23],"is":[24],"especially":[25],"vulnerable":[26],"such":[28],"wearout-induced":[29],"failure.":[30],"To":[31],"tackle":[32],"this":[33],"ominous":[34],"threat":[35],"we":[36],"present":[37],"Clotho,":[38],"a":[39],"novel,":[40],"wearout-aware":[41],"routing":[42],"algorithm.":[43],"Clotho":[44,83],"continuously":[45],"considers":[46],"stresses":[48],"on-chip":[50],"interconnect":[51],"experiences":[52],"at":[53],"runtime,":[54],"along":[55],"with":[56],"temperature":[57],"and":[58,75,86,97],"fabrication":[59],"variation":[61],"metrics,":[62],"steering":[63],"traffic":[64],"away":[65],"from":[66],"locations":[67],"most":[70],"prone":[71],"Electromigration":[73],"(EM)-":[74],"Hot-Carrier":[76],"Injection":[77],"(HCI)-induced":[78],"wear.":[79],"Under":[80],"realistic":[81],"workloads":[82],"yields":[84],"66%":[85],"8%":[87],"average":[88],"increases":[89],"in":[90],"mean":[91],"time":[92],"failure":[94],"for":[95],"EM":[96],"HCI,":[98],"respectively.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}