{"id":"https://openalex.org/W2046665381","doi":"https://doi.org/10.1109/iccd.2014.6974732","title":"ScalaHDL: Express and test hardware designs in a Scala DSL","display_name":"ScalaHDL: Express and test hardware designs in a Scala DSL","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2046665381","doi":"https://doi.org/10.1109/iccd.2014.6974732","mag":"2046665381"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100411211","display_name":"Yao Li","orcid":"https://orcid.org/0000-0001-8720-883X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yao Li","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China","[Shanghai Jiao Tong University, China]"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031897094","display_name":"Antonio Roldao Lopes","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125307","display_name":"Morgan Stanley (United Kingdom)","ror":"https://ror.org/03csd5507","country_code":"GB","type":"company","lineage":["https://openalex.org/I2802755631","https://openalex.org/I4210125307"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Antonio Roldao Lopes","raw_affiliation_strings":["Morgan Stanley, London, United Kingdom"],"affiliations":[{"raw_affiliation_string":"Morgan Stanley, London, United Kingdom","institution_ids":["https://openalex.org/I4210125307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102373049","display_name":"Zhouyun Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142228","display_name":"MSCI (China)","ror":"https://ror.org/03np1sm50","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210142228"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhouyun Xu","raw_affiliation_strings":["Morgan Stanley, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Morgan Stanley, Shanghai, China","institution_ids":["https://openalex.org/I4210142228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011323970","display_name":"Zhengwei Qi","orcid":"https://orcid.org/0000-0003-2730-2319"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengwei Qi","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China","[Shanghai Jiao Tong University, China]"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049487451","display_name":"Haibing Guan","orcid":"https://orcid.org/0000-0002-4714-7400"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haibing Guan","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China","[Shanghai Jiao Tong University, China]"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100411211"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10883449,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":null,"first_page":"521","last_page":"524"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scala","display_name":"Scala","score":0.9386787414550781},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7991825342178345},{"id":"https://openalex.org/keywords/digital-subscriber-line","display_name":"Digital subscriber line","score":0.7915680408477783},{"id":"https://openalex.org/keywords/domain-specific-language","display_name":"Domain-specific language","score":0.6211361289024353},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5611076951026917},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.5339525938034058},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5022344589233398},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4649573266506195},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.4366699159145355},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4308200180530548},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.42033350467681885},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39400535821914673}],"concepts":[{"id":"https://openalex.org/C109701466","wikidata":"https://www.wikidata.org/wiki/Q460584","display_name":"Scala","level":3,"score":0.9386787414550781},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7991825342178345},{"id":"https://openalex.org/C201374245","wikidata":"https://www.wikidata.org/wiki/Q104534","display_name":"Digital subscriber line","level":2,"score":0.7915680408477783},{"id":"https://openalex.org/C135257023","wikidata":"https://www.wikidata.org/wiki/Q691358","display_name":"Domain-specific language","level":2,"score":0.6211361289024353},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5611076951026917},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.5339525938034058},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5022344589233398},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4649573266506195},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.4366699159145355},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4308200180530548},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.42033350467681885},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39400535821914673},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2014.6974732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W2013876999","https://openalex.org/W2081938726","https://openalex.org/W2136179493","https://openalex.org/W2149865393","https://openalex.org/W2158583421","https://openalex.org/W2160962052"],"related_works":["https://openalex.org/W2109776807","https://openalex.org/W2119542776","https://openalex.org/W2460228634","https://openalex.org/W2014596857","https://openalex.org/W2582410692","https://openalex.org/W2140083133","https://openalex.org/W1485300234","https://openalex.org/W2058907533","https://openalex.org/W2258960507","https://openalex.org/W3124124991"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays,":[3],"or":[4],"FPGAs,":[5],"allow":[6],"designers":[7,91,128],"to":[8,36,45,61,92,106],"implement":[9,107],"hardware":[10,13],"designs":[11,20,113],"using":[12,95,124],"description":[14],"languages":[15],"(HDLs).":[16],"This":[17],"type":[18],"of":[19,31,54,71,87],"have":[21,34,42],"been":[22,43],"gaining":[23],"significant":[24],"popularity":[25],"since":[26],"improvements":[27],"in":[28],"clock":[29],"frequencies,":[30],"high-end":[32],"CPUs,":[33],"started":[35],"level":[37],"off":[38],"and":[39,57,63,100,134,140],"other":[40],"alternatives":[41],"explored":[44],"accelerate":[46],"computations.":[47],"However,":[48],"traditional":[49],"HDLs":[50],"lack":[51],"a":[52,58,96],"number":[53],"modern":[55],"facilities":[56],"rich":[59,133],"ecosystem":[60],"express":[62],"test":[64],"designs,":[65],"which":[66],"severely":[67],"restricts":[68],"the":[69,102,132],"productivity":[70],"designers.":[72],"In":[73,110],"this":[74],"paper,":[75],"we":[76],"propose":[77],"ScalaHDL,":[78,127],"an":[79],"open-source":[80],"domain-specific":[81],"language":[82],"(DSL)":[83],"built":[84],"on":[85],"top":[86],"Scala,":[88],"that":[89,118],"enables":[90],"describe":[93],"algorithms":[94],"multi-paradigm":[97],"programming":[98],"language,":[99],"generate":[101],"required":[103],"Verilog":[104],"code":[105],"such":[108],"systems.":[109],"addition,":[111],"these":[112],"can":[114,120,129],"be":[115,121],"simulated":[116],"so":[117],"values":[119],"tested":[122],"programmatically":[123],"unit-tests.":[125],"With":[126],"also":[130],"leverage":[131],"mature":[135],"ecosystems":[136],"provided":[137],"by":[138],"Java":[139],"Scala.":[141]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}