{"id":"https://openalex.org/W1978041817","doi":"https://doi.org/10.1109/iccd.2014.6974730","title":"Cache design for mixed criticality real-time systems","display_name":"Cache design for mixed criticality real-time systems","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1978041817","doi":"https://doi.org/10.1109/iccd.2014.6974730","mag":"1978041817"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010215904","display_name":"N.G. Chetan Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N G Chetan Kumar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, USA","Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041772756","display_name":"Sudhanshu Vyas","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhanshu Vyas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, USA","Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073393999","display_name":"Ron K. Cytron","orcid":"https://orcid.org/0009-0009-5915-602X"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]},{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ron K. Cytron","raw_affiliation_strings":["Department of Computer Science and Engineering, Washington University, St. Louis, MO, USA","Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Washington University, St. Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076029698","display_name":"Christopher Gill","orcid":"https://orcid.org/0000-0003-0366-8586"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]},{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher D. Gill","raw_affiliation_strings":["Department of Computer Science and Engineering, Washington University, St. Louis, MO, USA","Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Washington University, St. Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081541206","display_name":"Joseph Zambreno","orcid":"https://orcid.org/0000-0002-0566-5744"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Zambreno","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, USA","Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026774201","display_name":"Phillip H. Jones","orcid":"https://orcid.org/0000-0002-8220-7552"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Phillip H. Jones","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Iowa State University, Ames, USA","Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, USA","institution_ids":["https://openalex.org/I173911158"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Iowa State University, Ames, Iowa, USA","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5208,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.88756287,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"513","last_page":"516"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.8540231585502625},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.8418510556221008},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.8230983018875122},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8221625089645386},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8165181279182434},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.8072210550308228},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.7705758810043335},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5913010835647583},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.5749029517173767},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4994997978210449},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.44771990180015564},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.42759931087493896},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3588986098766327},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3560798764228821}],"concepts":[{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.8540231585502625},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.8418510556221008},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.8230983018875122},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8221625089645386},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8165181279182434},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.8072210550308228},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.7705758810043335},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5913010835647583},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.5749029517173767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4994997978210449},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.44771990180015564},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.42759931087493896},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3588986098766327},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3560798764228821}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2014.6974730","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W22221353","https://openalex.org/W1490174819","https://openalex.org/W1967193889","https://openalex.org/W2001986196","https://openalex.org/W2004760187","https://openalex.org/W2015744064","https://openalex.org/W2032863711","https://openalex.org/W2050474377","https://openalex.org/W2076285066","https://openalex.org/W2094162955","https://openalex.org/W2118378639","https://openalex.org/W2127639767","https://openalex.org/W2143082536","https://openalex.org/W2163283745","https://openalex.org/W2171774238","https://openalex.org/W6600936453"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W273173017","https://openalex.org/W2184371594","https://openalex.org/W2148571123","https://openalex.org/W2165666031","https://openalex.org/W2152423944","https://openalex.org/W2365803410","https://openalex.org/W4321259568","https://openalex.org/W2801630946","https://openalex.org/W2464881933"],"abstract_inverted_index":{"Shared":[0,15],"caches":[1],"in":[2,92,108,129],"mixed":[3],"criticality":[4,42],"systems":[5],"are":[6,81,90,115,145],"a":[7,41,48,56,66,73,93,100,130,134,173],"source":[8],"of":[9,32,151,162],"interference":[10],"for":[11],"safety":[12,33],"critical":[13,34,83,91,112,118,163],"tasks.":[14,35],"memory":[16],"not":[17],"only":[18],"leads":[19],"to":[20,172],"worst-case":[21],"execution":[22],"time":[23,31,161],"(WCET)":[24],"pessimism,":[25],"but":[26],"also":[27],"affects":[28],"the":[29,109,139,149,152,159],"response":[30,160],"In":[36,95],"this":[37],"paper,":[38],"we":[39],"present":[40],"aware":[43],"cache":[44,52,61,67,70,78,88,125,155,176],"design":[45,126],"which":[46],"implements":[47],"Least":[49,74,153],"Critical":[50,154],"(LC)":[51],"replacement":[53,156],"policy,":[54],"where":[55],"least":[57],"recently":[58],"used":[59],"non-critical":[60],"line":[62],"is":[63,104],"replaced":[64],"during":[65],"miss.":[68],"The":[69,123],"acts":[71],"as":[72,170],"Recently":[75],"Used":[76],"(LRU)":[77],"if":[79,86],"there":[80],"no":[82],"lines":[84,89],"or":[85],"all":[87],"set.":[94],"our":[96],"design,":[97],"data":[98],"within":[99],"certain":[101],"address":[102,113,119],"space":[103],"given":[105],"higher":[106],"preference":[107],"cache.":[110],"These":[111],"spaces":[114],"configured":[116],"using":[117],"range":[120],"(CAR)":[121],"registers.":[122],"new":[124],"was":[127],"implemented":[128],"Leon3":[131],"processor":[132,136],"core,":[133],"32bit":[135],"compliant":[137],"with":[138],"SPARC":[140],"V8":[141],"architecture.":[142],"Experimental":[143],"results":[144],"presented":[146],"that":[147],"illustrate":[148],"impact":[150],"policy":[157],"on":[158,166],"tasks,":[164],"and":[165],"overall":[167],"application":[168],"performance":[169],"compared":[171],"conventional":[174],"LRU":[175],"policy.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}