{"id":"https://openalex.org/W2029118321","doi":"https://doi.org/10.1109/iccd.2014.6974709","title":"Variation-aware joint optimization of the supply voltage and sleep transistor size for the 7nm FinFET technology","display_name":"Variation-aware joint optimization of the supply voltage and sleep transistor size for the 7nm FinFET technology","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2029118321","doi":"https://doi.org/10.1109/iccd.2014.6974709","mag":"2029118321"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101706272","display_name":"Qing Xie","orcid":"https://orcid.org/0000-0003-2520-1768"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qing Xie","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, California, United States","[Department of Electrical Engineering, University of Southern California, Los Angeles, United States]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, California, United States","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[Department of Electrical Engineering, University of Southern California, Los Angeles, United States]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100651384","display_name":"Yanzhi Wang","orcid":"https://orcid.org/0000-0002-3024-7990"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanzhi Wang","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, California, United States","[Department of Electrical Engineering, University of Southern California, Los Angeles, United States]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, California, United States","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[Department of Electrical Engineering, University of Southern California, Los Angeles, United States]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100443503","display_name":"Shuang Chen","orcid":"https://orcid.org/0000-0002-6725-0317"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuang Chen","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, California, United States","[Department of Electrical Engineering, University of Southern California, Los Angeles, United States]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, California, United States","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[Department of Electrical Engineering, University of Southern California, Los Angeles, United States]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, California, United States","[Department of Electrical Engineering, University of Southern California, Los Angeles, United States]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, California, United States","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[Department of Electrical Engineering, University of Southern California, Los Angeles, United States]","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.2129,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59250787,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"98","issue":null,"first_page":"380","last_page":"385"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7484402656555176},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.7064780592918396},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5847594141960144},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5387057065963745},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5221084356307983},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5171225070953369},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5093592405319214},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5071227550506592},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5026919841766357},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.45145145058631897},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4448954164981842},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44199615716934204},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.43709948658943176},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.4277319014072418},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3819246292114258},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37074029445648193},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21884703636169434},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.1268477737903595},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06458687782287598}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7484402656555176},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.7064780592918396},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5847594141960144},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5387057065963745},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5221084356307983},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5171225070953369},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5093592405319214},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5071227550506592},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5026919841766357},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.45145145058631897},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4448954164981842},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44199615716934204},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.43709948658943176},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.4277319014072418},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3819246292114258},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37074029445648193},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21884703636169434},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.1268477737903595},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06458687782287598},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2014.6974709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1590842594","https://openalex.org/W1967171495","https://openalex.org/W1989870785","https://openalex.org/W1998525920","https://openalex.org/W1998732609","https://openalex.org/W2004876791","https://openalex.org/W2010635096","https://openalex.org/W2014347993","https://openalex.org/W2017847422","https://openalex.org/W2025382543","https://openalex.org/W2065771407","https://openalex.org/W2086839192","https://openalex.org/W2091339753","https://openalex.org/W2099115487","https://openalex.org/W2117068879","https://openalex.org/W2131905059","https://openalex.org/W2132137373","https://openalex.org/W2139063350","https://openalex.org/W2143058458","https://openalex.org/W2161648718","https://openalex.org/W2164794461","https://openalex.org/W2542728252","https://openalex.org/W2544630804","https://openalex.org/W4236524207","https://openalex.org/W4239145761","https://openalex.org/W6635215854","https://openalex.org/W6650223516","https://openalex.org/W6729038747","https://openalex.org/W6729310338"],"related_works":["https://openalex.org/W2109343975","https://openalex.org/W2021918087","https://openalex.org/W2324305405","https://openalex.org/W2139542266","https://openalex.org/W2046826624","https://openalex.org/W574669072","https://openalex.org/W2169578282","https://openalex.org/W2962853679","https://openalex.org/W2422888019","https://openalex.org/W2418625007"],"abstract_inverted_index":{"Power":[0],"gating":[1,181],"is":[2,107,131],"a":[3,103],"very":[4,67],"effective":[5],"method":[6,27],"in":[7,16],"reducing":[8],"the":[9,13,20,63,70,80,85,88,92,96,111,135,140,169,179],"leakage":[10],"energy":[11,113,159],"during":[12],"standby":[14],"mode":[15],"VLSI":[17],"circuits":[18,36,176],"at":[19,45],"cost":[21],"of":[22,87],"increased":[23],"circuit":[24,81],"delay.":[25],"This":[26],"has":[28],"been":[29],"well":[30],"studied":[31],"and":[32,59,119,138,144],"widely":[33],"used":[34],"for":[35,51,95,161],"fabricated":[37],"by":[38],"using":[39,178],"traditional":[40],"CMOS":[41],"technology":[42,53],"nodes":[43,54],"operating":[44],"super-threshold":[46],"supply":[47,61,117,142],"voltage":[48,118,143],"regime.":[49],"However,":[50],"advanced":[52],"with":[55,163],"small":[56],"feature":[57],"sizes":[58],"low":[60],"voltages,":[62],"propagation":[64],"delay":[65,82],"becomes":[66],"sensitive":[68],"to":[69,109,133,174],"high":[71],"process-induced":[72,93],"variations.":[73],"Therefore,":[74],"this":[75],"paper":[76],"first":[77],"analyzes":[78],"how":[79],"depends":[83],"on":[84,151],"size":[86,122],"sleep":[89,120,145],"transistor":[90,121,146],"under":[91],"variation":[94],"7nm":[97],"gate":[98],"length":[99],"FinFET":[100,175],"technology.":[101],"Then":[102],"joint":[104,170],"optimization":[105,126,136,171],"problem":[106,137],"formulated":[108],"minimize":[110],"total":[112],"consumption,":[114],"while":[115],"both":[116],"are":[123],"considered":[124],"as":[125],"variables.":[127],"A":[128],"near-optimal":[129],"heuristic":[130],"presented":[132],"solve":[134],"determine":[139],"energy-optimal":[141],"size.":[147],"Experimental":[148],"results":[149],"based":[150],"HSPICE":[152],"simulations":[153],"show":[154],"that":[155],"more":[156],"than":[157],"98%":[158],"reduction":[160],"applications":[162],"relaxed":[164],"deadline":[165],"constraints":[166],"after":[167],"applying":[168],"technique,":[172],"compared":[173],"without":[177],"power":[180],"method.":[182]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}