{"id":"https://openalex.org/W2092247805","doi":"https://doi.org/10.1109/iccd.2014.6974688","title":"Chip clustering with mutual information on multiple clock tests and its application to yield tuning","display_name":"Chip clustering with mutual information on multiple clock tests and its application to yield tuning","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2092247805","doi":"https://doi.org/10.1109/iccd.2014.6974688","mag":"2092247805"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974688","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054385989","display_name":"Jiun-Yi Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiun-Yi Chiang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University,Hsinchu,Taiwan 30013"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University,Hsinchu,Taiwan 30013","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010692306","display_name":"Jun-Hua Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jun-Hua Kuo","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University,Hsinchu,Taiwan 30013"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University,Hsinchu,Taiwan 30013","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104013919","display_name":"Ting-Shuo Hsu","orcid":"https://orcid.org/0000-0002-4507-1617"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Shuo Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University,Hsinchu,Taiwan 30013"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University,Hsinchu,Taiwan 30013","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204273","display_name":"Jing-Jia Liou","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Jia Liou","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Department of Electrical Engineering, National Tsing Hua University,Hsinchu,Taiwan 30013"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University,Hsinchu,Taiwan 30013","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14782609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":null,"first_page":"243","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.7440925240516663},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6127718687057495},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5870657563209534},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5464188456535339},{"id":"https://openalex.org/keywords/sort","display_name":"sort","score":0.5414412617683411},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.44265085458755493},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4305073916912079},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41980311274528503},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.41257917881011963},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3392585515975952},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2198736071586609},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1491699516773224},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10316023230552673}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.7440925240516663},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6127718687057495},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5870657563209534},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5464188456535339},{"id":"https://openalex.org/C88548561","wikidata":"https://www.wikidata.org/wiki/Q347599","display_name":"sort","level":2,"score":0.5414412617683411},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.44265085458755493},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4305073916912079},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41980311274528503},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.41257917881011963},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3392585515975952},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2198736071586609},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1491699516773224},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10316023230552673},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2014.6974688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974688","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1572799280","https://openalex.org/W1882013345","https://openalex.org/W1972820500","https://openalex.org/W1993107416","https://openalex.org/W1999253425","https://openalex.org/W2033443176","https://openalex.org/W2087773252","https://openalex.org/W2101848657","https://openalex.org/W2107766185","https://openalex.org/W2112505650","https://openalex.org/W2117648153","https://openalex.org/W2128316842","https://openalex.org/W2128477280","https://openalex.org/W2131224517","https://openalex.org/W2143691940","https://openalex.org/W2150526221","https://openalex.org/W2156936160","https://openalex.org/W2170913662","https://openalex.org/W2788930157","https://openalex.org/W3120421331","https://openalex.org/W3151942886","https://openalex.org/W4213009331","https://openalex.org/W4239224686","https://openalex.org/W6634311368","https://openalex.org/W6683334762"],"related_works":["https://openalex.org/W2360051520","https://openalex.org/W2798244654","https://openalex.org/W3168108534","https://openalex.org/W34871393","https://openalex.org/W4206135463","https://openalex.org/W1486689224","https://openalex.org/W2094697992","https://openalex.org/W4229574949","https://openalex.org/W2368813785","https://openalex.org/W2998806118"],"abstract_inverted_index":{"Process":[0],"variation":[1,37],"in":[2,11],"advanced":[3],"CMOS":[4],"processes":[5],"is":[6,21,59,148],"an":[7,51,101,151],"increasingly":[8],"important":[9],"influence":[10,35],"test":[12,24,48,75],"efficiency,":[13],"design":[14],"optimization":[15],"and":[16,50,84,114],"yield":[17,147],"learning.":[18],"Yet,":[19],"there":[20],"no":[22],"efficient":[23],"process":[25,49],"to":[26,29,90,108,123],"assist":[27],"designers":[28],"categorize":[30],"chips":[31,110],"for":[32,120],"analyzing":[33],"the":[34,74,92,96,105,138],"of":[36,77,94,144,153,166],"on":[38,65,79],"their":[39],"respective":[40],"objectives.":[41],"In":[42,127],"this":[43],"paper,":[44],"we":[45,103],"propose":[46],"a":[47,88,116],"analysis":[52],"method":[53,139],"with":[54,62,133,150],"multiple":[55,66],"clocks.":[56],"Each":[57],"chip":[58,71,97,125,142],"first":[60],"tested":[61],"selected":[63,80],"paths":[64,81],"clocks":[67],"(smaller":[68],"than":[69],"target":[70],"clock).":[72],"And":[73],"results":[76,129],"outputs":[78],"are":[82],"recorded":[83],"further":[85],"used":[86],"as":[87],"signature":[89],"determine":[91],"class":[93],"which":[95],"belongs":[98],"to.":[99],"As":[100],"application,":[102],"use":[104],"proposed":[106],"scheme":[107],"sort":[109],"into":[111],"different":[112],"categories":[113],"assign":[115],"supply":[117],"voltage":[118,160],"configuration":[119],"each":[121],"category":[122],"fix":[124],"timings.":[126],"experiments,":[128],"show":[130],"that":[131],"testing":[132],"one":[134],"or":[135],"two":[136],"clocks,":[137],"can":[140],"obtain":[141],"yields":[143],"88-99%":[145],"(original":[146],"9-34%)":[149],"increase":[152,165],"4-25%":[154],"nominal":[155],"dynamic":[156],"powers,":[157],"while":[158],"full-swing":[159],"setup":[161],"would":[162],"require":[163],"50%":[164],"powers.":[167]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}