{"id":"https://openalex.org/W2009199571","doi":"https://doi.org/10.1109/iccd.2014.6974686","title":"Timing characterization of clock buffers for clock tree synthesis","display_name":"Timing characterization of clock buffers for clock tree synthesis","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2009199571","doi":"https://doi.org/10.1109/iccd.2014.6974686","mag":"2009199571"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033656893","display_name":"Can Sitik","orcid":"https://orcid.org/0000-0003-0056-2137"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Can Sitik","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024139796","display_name":"Scott Lerner","orcid":"https://orcid.org/0000-0002-6292-7069"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Lerner","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":1.0647,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80064789,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"230","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7400120496749878},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7157473564147949},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6818769574165344},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6491831541061401},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5686953663825989},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5574533939361572},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5469505786895752},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5027039051055908},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5010275840759277},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4846137464046478},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4531765282154083},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4284510612487793},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.41535478830337524},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.41290879249572754},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3858914077281952},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3200356960296631},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14393708109855652},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13583385944366455}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7400120496749878},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7157473564147949},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6818769574165344},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6491831541061401},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5686953663825989},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5574533939361572},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5469505786895752},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5027039051055908},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5010275840759277},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4846137464046478},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4531765282154083},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4284510612487793},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.41535478830337524},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.41290879249572754},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3858914077281952},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3200356960296631},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14393708109855652},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13583385944366455},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2014.6974686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1984588379","https://openalex.org/W2025594056","https://openalex.org/W2033287736","https://openalex.org/W2100329931","https://openalex.org/W2102290976","https://openalex.org/W2106251971","https://openalex.org/W2110163223","https://openalex.org/W2137807823","https://openalex.org/W2142659896","https://openalex.org/W2142927744","https://openalex.org/W2163921999","https://openalex.org/W2164759949","https://openalex.org/W2545073478","https://openalex.org/W4235055076"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2133326759","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W1564063853"],"abstract_inverted_index":{"It":[0],"is":[1,126,164],"formidable":[2],"to":[3,13,34,97,132,207,214,227],"embed":[4],"iterative":[5],"simulations":[6],"into":[7],"the":[8,15,50,68,71,81,99,106,110,114,119,134,138,145,169,172,178,194,210,218],"clock":[9,27,36,75,100,162],"tree":[10,37],"synthesis":[11,38],"process":[12],"verify":[14],"skew":[16],"and":[17,22,83,109,171,233],"slew":[18,108,173],"constraints.":[19],"Instead,":[20],"accurate":[21],"simple":[23],"timing":[24,102,158,196,212,220,231],"models":[25,47,49,167],"for":[26,57,70,161,209,239],"buffers":[28,76,163],"are":[29,87,92],"traditionally":[30,93],"used":[31,94,238],"so":[32],"as":[33,174],"perform":[35],"with":[39,103,187],"sufficient":[40],"accuracy.":[41],"Two-pole":[42],"RC":[43],"and/or":[44],"piecewise":[45],"linear":[46,175],"accurately":[48],"gate":[51],"delay":[52,170,241],"without":[53],"a":[54,58,127,149,157,200],"waveform":[55,62,85],"dependency":[56],"wide":[59],"range":[60],"of":[61,74,118,123,144,205],"properties.":[63],"However,":[64,113],"they":[65],"unnecessarily":[66],"complicate":[67],"problem":[69],"time":[72],"modeling":[73],"where,":[77],"unlike":[78],"logic":[79],"gates,":[80],"input":[82,107],"output":[84,111,135],"properties":[86],"similar.":[88],"Look-up":[89],"table-based":[90],"approaches":[91],"in":[95],"order":[96],"obtain":[98],"buffer":[101,190,211],"inputs":[104],"being":[105],"capacitance.":[112,136],"effective":[115],"capacitance":[116],"estimation":[117,159],"highly":[120],"resistive":[121],"wires":[122],"sub-45nm":[124],"technologies":[125],"challenge,":[128],"making":[129],"it":[130],"hard":[131],"identify":[133],"Also,":[137],"multiple":[139],"or":[140],"dynamically-scaled":[141],"voltage":[142,235],"levels":[143],"current":[146],"designs":[147],"necessitate":[148],"costly":[150,179],"LUT-based":[151],"pre-characterization":[152],"process.":[153,182],"In":[154],"this":[155],"work,":[156],"scheme":[160],"proposed":[165,195,219],"which":[166],"both":[168],"equations,":[176],"bypassing":[177],"LUT":[180],"characterization":[181],"The":[183],"experimental":[184],"results":[185],"performed":[186],"SAED":[188],"32nm":[189],"library":[191],"show":[192],"that":[193],"model":[197,221],"can":[198],"achieve":[199],"maximum":[201],"absolute":[202],"value":[203],"error":[204,224],"\u22485ps":[206],"\u224810ps":[208],"compared":[213],"SPICE":[215],"simulations.":[216],"Furthermore,":[217],"provides":[222],"an":[223],"from":[225],"0.2%":[226],"4.6%":[228],"at":[229],"different":[230],"constraints":[232],"operating":[234],"levels,":[236],"when":[237],"insertion":[240],"computation.":[242]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}