{"id":"https://openalex.org/W1984867514","doi":"https://doi.org/10.1109/iccd.2014.6974681","title":"Equivalence verification for NULL Convention Logic (NCL) circuits","display_name":"Equivalence verification for NULL Convention Logic (NCL) circuits","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1984867514","doi":"https://doi.org/10.1109/iccd.2014.6974681","mag":"1984867514"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077293905","display_name":"Vidura Wijayasekara","orcid":"https://orcid.org/0000-0001-6672-5301"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vidura M. Wijayasekara","raw_affiliation_strings":["North Dakota State University, Fargo, ND, US","Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58104, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"North Dakota State University, Fargo, ND, US","institution_ids":["https://openalex.org/I57328836"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58104, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033170576","display_name":"Sudarshan K. Srinivasan","orcid":"https://orcid.org/0000-0001-7040-384X"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudarshan K. Srinivasan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND","Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58104, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND","institution_ids":["https://openalex.org/I57328836"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58104, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037749034","display_name":"Scott C. Smith","orcid":"https://orcid.org/0000-0001-9863-6637"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott C. Smith","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND","Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58104, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND","institution_ids":["https://openalex.org/I57328836"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo 58104, USA","institution_ids":["https://openalex.org/I57328836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I57328836"],"apc_list":null,"apc_paid":null,"fwci":0.6388,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.72576108,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"4963","issue":null,"first_page":"195","last_page":"201"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7025969624519348},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6833990216255188},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6593428254127502},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6324127316474915},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6187878251075745},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.582806408405304},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.49723175168037415},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.47439149022102356},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4364578425884247},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40684860944747925},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37753036618232727},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.35538679361343384},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3490285873413086},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.26736557483673096},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2267513871192932},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19845253229141235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12159129977226257},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08550480008125305}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7025969624519348},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6833990216255188},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6593428254127502},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6324127316474915},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6187878251075745},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.582806408405304},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.49723175168037415},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.47439149022102356},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4364578425884247},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40684860944747925},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37753036618232727},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.35538679361343384},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3490285873413086},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26736557483673096},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2267513871192932},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19845253229141235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12159129977226257},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08550480008125305},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2014.6974681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1480909796","https://openalex.org/W1487650552","https://openalex.org/W1548599151","https://openalex.org/W1565124951","https://openalex.org/W1815217284","https://openalex.org/W1860410757","https://openalex.org/W1861370427","https://openalex.org/W2023972603","https://openalex.org/W2102327308","https://openalex.org/W2131249667","https://openalex.org/W2137541450","https://openalex.org/W3148169609","https://openalex.org/W4298011152","https://openalex.org/W6639259876"],"related_works":["https://openalex.org/W2152752131","https://openalex.org/W2358223609","https://openalex.org/W2122355433","https://openalex.org/W2106507440","https://openalex.org/W2105710452","https://openalex.org/W2371073331","https://openalex.org/W4240239975","https://openalex.org/W4214585722","https://openalex.org/W2162615969","https://openalex.org/W2096723742"],"abstract_inverted_index":{"NULL":[0],"Convention":[1],"Logic":[2],"(NCL)":[3],"circuits":[4,7,64,83],"are":[5,35],"asynchronous":[6],"and":[8,84],"find":[9],"application":[10],"in":[11,22,27],"SoC":[12],"design":[13,43],"due":[14],"to":[15,45,93],"their":[16,66],"delay-insensitive":[17],"nature,":[18],"which":[19],"allows":[20],"ease":[21],"resolution":[23],"of":[24,62,80,110],"timing":[25],"issues":[26],"IP":[28],"component":[29],"reuse":[30],"for":[31,59],"SoC.":[32],"NCL":[33,63,81,95,112],"components":[34],"typically":[36],"synthesized":[37],"from":[38],"synchronous":[39,67,99],"circuits.":[40,69,113],"For":[41],"any":[42],"paradigm":[44],"be":[46,91],"feasible,":[47],"verification":[48,57],"is":[49,104],"an":[50],"important":[51],"factor.":[52],"We":[53],"present":[54],"a":[55,73,85],"formal":[56],"methodology":[58,71,103],"checking":[60],"equivalence":[61],"against":[65],"parent":[68],"The":[70,102],"includes":[72],"procedure":[74],"that":[75,89],"computes":[76],"the":[77,108],"reachable":[78],"states":[79,97],"sequential":[82],"refinement":[86],"mapping":[87],"function":[88],"can":[90],"used":[92],"map":[94],"circuit":[96,100],"onto":[98],"states.":[101],"demonstrated":[105],"by":[106],"verifying":[107],"correctness":[109],"several":[111]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}