{"id":"https://openalex.org/W2053893976","doi":"https://doi.org/10.1109/iccd.2014.6974671","title":"Increasing cache capacity via critical-words-only cache","display_name":"Increasing cache capacity via critical-words-only cache","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2053893976","doi":"https://doi.org/10.1109/iccd.2014.6974671","mag":"2053893976"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974671","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.research.ed.ac.uk/en/publications/626c862a-50dc-4ede-a48f-20eb6ac8201d","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014432716","display_name":"Cheng\u2010Chieh Huang","orcid":"https://orcid.org/0000-0002-1819-8989"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Cheng-Chieh Huang","raw_affiliation_strings":["Institute of Computer Systems Architecture, University of Edinburgh, Edinburgh, UK","Institute of Computer Systems Architecture, University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Systems Architecture, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Institute of Computer Systems Architecture, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056071760","display_name":"Vijay Nagarajan","orcid":"https://orcid.org/0009-0000-5045-4754"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Vijay Nagarajan","raw_affiliation_strings":["Institute of Computer Systems Architecture, University of Edinburgh, Edinburgh, UK","Institute of Computer Systems Architecture, University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Systems Architecture, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Institute of Computer Systems Architecture, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.9452,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76044331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.9023038148880005},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8359795808792114},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.7585833072662354},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.7407903075218201},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.7368946075439453},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.7069823145866394},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.7031682133674622},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6660851836204529},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5598050355911255},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.44718751311302185},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.43689417839050293},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.40057945251464844}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.9023038148880005},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8359795808792114},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.7585833072662354},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.7407903075218201},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.7368946075439453},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.7069823145866394},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.7031682133674622},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6660851836204529},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5598050355911255},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.44718751311302185},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.43689417839050293},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.40057945251464844}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.2014.6974671","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/626c862a-50dc-4ede-a48f-20eb6ac8201d","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/626c862a-50dc-4ede-a48f-20eb6ac8201d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Huang, C-C & Nagarajan, V 2014, Increasing Cache Capacity via Critical-words-Only Cache. in Computer Design (ICCD), 2014 32nd IEEE International Conference on . Institute of Electrical and Electronics Engineers, pp. 125-132, 32nd IEEE International Conference on Computer Design, Seoul, Korea, Republic of, 19/10/14. https://doi.org/10.1109/ICCD.2014.6974671","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.ed.ac.uk:publications/626c862a-50dc-4ede-a48f-20eb6ac8201d","is_oa":false,"landing_page_url":"http://hdl.handle.net/20.500.11820/626c862a-50dc-4ede-a48f-20eb6ac8201d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.ed.ac.uk:openaire/626c862a-50dc-4ede-a48f-20eb6ac8201d","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/626c862a-50dc-4ede-a48f-20eb6ac8201d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Huang, C-C & Nagarajan, V 2014, Increasing Cache Capacity via Critical-words-Only Cache. in Computer Design (ICCD), 2014 32nd IEEE International Conference on . Institute of Electrical and Electronics Engineers, pp. 125-132, 32nd IEEE International Conference on Computer Design, Seoul, Korea, Republic of, 19/10/14. https://doi.org/10.1109/ICCD.2014.6974671","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5978990263","display_name":null,"funder_award_id":"EP/G036136/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1513547380","https://openalex.org/W1555915743","https://openalex.org/W1993099545","https://openalex.org/W2066458030","https://openalex.org/W2091583059","https://openalex.org/W2101308451","https://openalex.org/W2103760115","https://openalex.org/W2121386169","https://openalex.org/W2121440282","https://openalex.org/W2126357937","https://openalex.org/W2143773524","https://openalex.org/W2144650313","https://openalex.org/W2147657366","https://openalex.org/W2161991038","https://openalex.org/W2174102096","https://openalex.org/W2464177207","https://openalex.org/W2538815922","https://openalex.org/W4235106764","https://openalex.org/W4244939384"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W2184371594","https://openalex.org/W2148571123","https://openalex.org/W273173017","https://openalex.org/W2801630946","https://openalex.org/W2152423944","https://openalex.org/W2154638254","https://openalex.org/W2148865405","https://openalex.org/W2464881933","https://openalex.org/W2009614111"],"abstract_inverted_index":{"Current":[0],"processors":[1,77],"have":[2,83,101],"multiple":[3],"levels":[4],"of":[5,32,60,98,133,137],"caches.":[6],"Choosing":[7],"the":[8,30,33,40,58,96,117,123,131,140,151,155,159,166],"right":[9],"cache":[10,21,64,113,119,125,134,146,188],"size":[11,59],"for":[12,17,72,121],"each":[13],"level":[14,37,63],"is":[15,23],"critical":[16,152,156],"performance.":[18],"The":[19,35],"first-level":[20],"(L1)":[22],"typically":[24,44],"small,":[25],"in":[26,46,56],"order":[27,47],"to":[28,48,144],"match":[29],"speed":[31],"processor.":[34],"lower":[36,62],"caches,":[38],"on":[39,189],"other":[41],"hand,":[42],"are":[43,158,162],"large,":[45],"reduce":[49],"capacity":[50],"misses.":[51],"However,":[52],"situations":[53],"may":[54],"arise":[55],"which":[57,93,100],"a":[61,69,111,145,175,183],"cannot":[65],"be":[66],"increased":[67],"beyond":[68],"point":[70],"-":[71,92],"example,":[73],"recent":[74],"Intel":[75],"multi-core":[76],"(including":[78],"Nehalem":[79],"and":[80],"Sandy":[81],"Bridge)":[82],"only":[84,149],"256":[85,176],"kB":[86,177,185],"private":[87],"L2":[88,178,187],"caches":[89],"per":[90],"core":[91],"adversely":[94],"affects":[95],"performance":[97],"benchmarks":[99],"large":[102],"working":[103],"set":[104],"sizes.":[105],"In":[106],"this":[107],"paper,":[108],"we":[109,148],"propose":[110],"novel":[112],"design":[114,174],"known":[115],"as":[116,180,182],"critical-words-only":[118],"(co-cache)":[120],"increasing":[122],"effective":[124],"capacity.":[126],"Our":[127,168],"approach":[128],"involves":[129],"rethinking":[130],"notion":[132],"blocks;":[135],"instead":[136],"storing":[138],"all":[139],"words":[141,157,160],"that":[142,161,171],"belong":[143],"block,":[147],"store":[150],"words,":[153],"where":[154],"generally":[163],"accessed":[164],"before":[165],"others.":[167],"experiments":[169],"show":[170],"with":[172],"our":[173],"performs":[179],"well":[181],"512":[184],"conventional":[186],"average.":[190]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}