{"id":"https://openalex.org/W2057925451","doi":"https://doi.org/10.1109/iccd.2014.6974664","title":"iRMW: A low-cost technique to reduce NBTI-dependent parametric failures in L1 data caches","display_name":"iRMW: A low-cost technique to reduce NBTI-dependent parametric failures in L1 data caches","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2057925451","doi":"https://doi.org/10.1109/iccd.2014.6974664","mag":"2057925451"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2014.6974664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/2117/26673","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077891479","display_name":"Shrikanth Ganapathy","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Shrikanth Ganapathy","raw_affiliation_strings":["Department d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","Dept. d'Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. d'Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036543571","display_name":"Ram\u00f3n Canal","orcid":"https://orcid.org/0000-0003-4542-204X"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ramon Canal","raw_affiliation_strings":["Department d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","Dept. d'Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. d'Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100733331","display_name":"Antonio Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0009-0996"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Gonzalez","raw_affiliation_strings":["Department d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","Dept. d'Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. d'Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063332575","display_name":"Antonio Rubio","orcid":"https://orcid.org/0000-0003-1625-1472"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Rubio","raw_affiliation_strings":["Department d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","Department d'Enginyeria Electr\u00f2nica, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Department d'Enginyeria Electr\u00f2nica, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":0.4143,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67894265,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"68","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8061778545379639},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7110422849655151},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7093116044998169},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6959141492843628},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.6526406407356262},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5112855434417725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.505908191204071},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4934219419956207},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4617125988006592},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.44424617290496826},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40921297669410706},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3844638466835022},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.37324291467666626},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.247254878282547},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23777362704277039},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21817070245742798},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.20326733589172363},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.15744102001190186},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15059033036231995},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11592605710029602}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8061778545379639},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7110422849655151},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7093116044998169},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6959141492843628},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.6526406407356262},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5112855434417725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.505908191204071},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4934219419956207},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4617125988006592},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.44424617290496826},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40921297669410706},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3844638466835022},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.37324291467666626},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.247254878282547},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23777362704277039},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21817070245742798},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.20326733589172363},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.15744102001190186},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15059033036231995},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11592605710029602},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iccd.2014.6974664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2014.6974664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/26673","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/26673","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"},{"id":"pmh:oai:www.recercat.cat:2072/247683","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/26673","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/26673","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/26673","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"},"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1753784006","https://openalex.org/W1827639723","https://openalex.org/W1966565831","https://openalex.org/W1999919743","https://openalex.org/W2003588010","https://openalex.org/W2009668177","https://openalex.org/W2031948068","https://openalex.org/W2036853599","https://openalex.org/W2102785080","https://openalex.org/W2104509890","https://openalex.org/W2106952290","https://openalex.org/W2113115586","https://openalex.org/W2117648153","https://openalex.org/W2120466934","https://openalex.org/W2120802493","https://openalex.org/W2122757690","https://openalex.org/W2132621842","https://openalex.org/W2138787284","https://openalex.org/W2153998895","https://openalex.org/W2154425172","https://openalex.org/W2154451732","https://openalex.org/W3094065274","https://openalex.org/W3144243563","https://openalex.org/W4237900519","https://openalex.org/W4240146668","https://openalex.org/W6675633877","https://openalex.org/W6683142578"],"related_works":["https://openalex.org/W3150866391","https://openalex.org/W2119312496","https://openalex.org/W2620640398","https://openalex.org/W4247460323","https://openalex.org/W2112214579","https://openalex.org/W2537086382","https://openalex.org/W2310523918","https://openalex.org/W2107909712","https://openalex.org/W4200470254","https://openalex.org/W2153162275"],"abstract_inverted_index":{"Negative":[0],"bias":[1],"temperature":[2],"instability":[3],"(NBTI)":[4],"is":[5,117,168],"a":[6,76,121],"major":[7],"cause":[8],"of":[9,15,27,34,55,61,88,104,147,158,166,172,217,228,234],"concern":[10],"for":[11,183],"chip":[12],"designers":[13],"because":[14,54],"its":[16,94,169],"inherent":[17],"ability":[18],"to":[19,68,123,139,181,223],"drastically":[20],"reduce":[21],"silicon":[22],"reliability":[23],"over":[24,93],"the":[25,28,49,56,85,89,102,125,140,148,199],"lifetime":[26],"processor.":[29],"Coupled":[30],"with":[31],"statistical":[32],"variations":[33],"process":[35,69,157],"parameters,":[36],"it":[37],"can":[38,83,203],"potentially":[39],"render":[40],"systems":[41],"dysfunctional":[42],"in":[43,113,151],"certain":[44],"scenarios.":[45],"Data":[46],"caches":[47],"suffer":[48],"most":[50],"from":[51],"such":[52],"phenomenon":[53],"unbalanced":[57],"duty":[58,126],"cycle":[59,127,134],"ratio":[60],"SRAM":[62],"cells":[63,177],"and":[64,107,132,193,209,214],"maximum":[65],"intrinsic":[66],"susceptibility":[67],"variations.":[70],"In":[71,221],"this":[72,156],"paper,":[73],"we":[74,99],"propose":[75],"novel":[77],"NBTI-aware":[78],"technique,":[79],"invert-Read-Modify-Write":[80],"(iRMW)":[81],"that":[82,197],"improve":[84],"functional":[86],"yield":[87],"data":[90,114,149,153],"cache":[91,141,154,200],"significantly":[92],"lifetime.":[95],"Using":[96],"architecture-level":[97],"benchmarks,":[98],"first":[100],"analyse":[101],"impact":[103],"activity":[105],"factor":[106],"workload":[108],"variation":[109],"on":[110],"NBTI-induced":[111],"failures":[112],"caches.":[115],"iRMW":[116,167,235],"then":[118],"used":[119],"as":[120,178],"means":[122],"balance":[124],"by":[128,206],"alternating":[129],"between":[130],"recovery":[131,159],"stress":[133],"upon":[135,160],"successive":[136],"read":[137],"accesses":[138],"line.":[142],"The":[143],"highly":[144],"transient":[145],"nature":[146],"stored":[150],"L1":[152],"aides":[155],"using":[161,191],"iRMW.":[162],"A":[163],"unique":[164],"feature":[165],"intelligent":[170],"use":[171,227],"low-leakage":[173],"&":[174],"NBTI-tolerant":[175],"embedded-DRAM":[176],"an":[179],"alternative":[180],"SRAM-cells":[182],"storing":[184],"important":[185],"state":[186],"information.":[187],"Our":[188],"experiments":[189],"conducted":[190],"SPEC2006":[192],"PhysicsBench":[194],"workloads":[195],"show":[196],"on-average":[198],"failure":[201],"probability":[202],"be":[204],"reduced":[205],"22%,":[207],"33%":[208],"36%":[210],"after":[211],"two,":[212],"four":[213],"eight":[215],"years":[216],"processor":[218],"usage":[219],"respectively.":[220],"addition":[222],"being":[224],"extremely":[225],"power-frugal,":[226],"eDRAM":[229],"reduces":[230],"total":[231],"area":[232],"footprint":[233],"tremendously.":[236]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}