{"id":"https://openalex.org/W1976685612","doi":"https://doi.org/10.1109/iccd.2013.6657097","title":"Performance-controllable shared cache architecture for multi-core soft real-time systems","display_name":"Performance-controllable shared cache architecture for multi-core soft real-time systems","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1976685612","doi":"https://doi.org/10.1109/iccd.2013.6657097","mag":"1976685612"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2013.6657097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2013.6657097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004618830","display_name":"Myoungjun Lee","orcid":"https://orcid.org/0000-0001-9774-5276"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Myoungjun Lee","raw_affiliation_strings":["Department of Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, Korea","Department of Computer Science; Korea Advanced Institute of Science and Technology; Daejeon South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Computer Science; Korea Advanced Institute of Science and Technology; Daejeon South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102907692","display_name":"Soontae Kim","orcid":"https://orcid.org/0000-0001-5106-8409"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soontae Kim","raw_affiliation_strings":["Department of Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, Korea","Department of Computer Science; Korea Advanced Institute of Science and Technology; Daejeon South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Korea Advanced Institute of Science and Technology, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Computer Science; Korea Advanced Institute of Science and Technology; Daejeon South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004618830"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.05794126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"519","last_page":"522"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.882016658782959},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8240942358970642},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6986415386199951},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6277616024017334},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6074360013008118},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5938408970832825},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5851511359214783},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5143367052078247},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4494117498397827},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.43225717544555664},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41340407729148865},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3515447676181793},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3468562364578247},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3238312005996704}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.882016658782959},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8240942358970642},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6986415386199951},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6277616024017334},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6074360013008118},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5938408970832825},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5851511359214783},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5143367052078247},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4494117498397827},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.43225717544555664},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41340407729148865},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3515447676181793},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3468562364578247},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3238312005996704},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2013.6657097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2013.6657097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2018328611","https://openalex.org/W2076285066","https://openalex.org/W2098933180","https://openalex.org/W2110999128","https://openalex.org/W2119959854","https://openalex.org/W2121492516","https://openalex.org/W2137302811","https://openalex.org/W2150400228","https://openalex.org/W2171774238","https://openalex.org/W3145162387","https://openalex.org/W4253202538","https://openalex.org/W6654878421","https://openalex.org/W6834421814"],"related_works":["https://openalex.org/W2161101294","https://openalex.org/W4312759433","https://openalex.org/W2148571123","https://openalex.org/W2026179701","https://openalex.org/W4380881125","https://openalex.org/W2102608614","https://openalex.org/W2152423944","https://openalex.org/W273173017","https://openalex.org/W2365803410","https://openalex.org/W2108638805"],"abstract_inverted_index":{"Multi-core":[0],"processors":[1],"with":[2],"shared":[3,30,68],"L2":[4,31,55,69,80,102,124,137],"caches":[5],"can":[6,73,107],"improve":[7],"performance":[8,110],"and":[9,114,140],"integrate":[10],"several":[11],"functions":[12],"of":[13,42,49,53,88,111,131],"real-time":[14,43,92,97,112,132],"systems":[15],"on":[16,23,61],"a":[17,65,96],"single":[18],"chip.":[19],"However,":[20],"tasks":[21,59,93,113,133],"running":[22,60],"different":[24,62],"cores":[25],"increase":[26],"interferences":[27],"in":[28,34],"the":[29,50,54,109,135],"cache,":[32],"resulting":[33],"more":[35,128],"deadline":[36,129],"misses":[37,130],"and,":[38],"consequently,":[39],"worse":[40],"quality":[41],"tasks.":[44,116],"This":[45],"is":[46,83],"mainly":[47],"because":[48],"blind":[51],"sharing":[52],"cache":[56,70,81,103,125,138],"by":[57,94],"multiple":[58],"cores.We":[63],"propose":[64],"novel":[66],"performance-controllable":[67],"architecture":[71,82,126,139],"that":[72,121],"alleviate":[74],"these":[75],"problems.":[76],"First,":[77],"our":[78,122],"proposed":[79,123],"made":[84],"to":[85,91,100],"be":[86],"aware":[87],"instructions/data":[89],"belonging":[90],"adding":[95],"indication":[98],"bit":[99],"each":[101],"block.":[104],"Second,":[105],"it":[106],"control":[108],"non-real-time":[115],"Our":[117],"experimental":[118],"results":[119],"show":[120],"reduces":[127],"than":[134],"conventional":[136],"partitioning":[141],"schemes.":[142]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}