{"id":"https://openalex.org/W2091818598","doi":"https://doi.org/10.1109/iccd.2013.6657059","title":"A temperature-aware synthesis approach for simultaneous delay and leakage optimization","display_name":"A temperature-aware synthesis approach for simultaneous delay and leakage optimization","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2091818598","doi":"https://doi.org/10.1109/iccd.2013.6657059","mag":"2091818598"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2013.6657059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2013.6657059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053558265","display_name":"Nathaniel A. Conos","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nathaniel A. Conos","raw_affiliation_strings":["Computer Science Department, University of California, Los Angeles","Computer Science Department, University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082847985","display_name":"Miodrag Potkonjak","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miodrag Potkonjak","raw_affiliation_strings":["Computer Science Department, University of California, Los Angeles","Computer Science Department, University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053558265"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.4798,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71015944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"316","last_page":"321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7088130712509155},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.6856393814086914},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6215897798538208},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6173858046531677},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.542483389377594},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.4938965439796448},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4655058979988098},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4588009715080261},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4548836052417755},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4440811276435852},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4014996588230133},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30981990694999695},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29259926080703735},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1901838183403015},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.190151184797287},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17276951670646667},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15720316767692566}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7088130712509155},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.6856393814086914},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6215897798538208},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6173858046531677},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.542483389377594},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.4938965439796448},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4655058979988098},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4588009715080261},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4548836052417755},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4440811276435852},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4014996588230133},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30981990694999695},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29259926080703735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1901838183403015},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.190151184797287},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17276951670646667},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15720316767692566},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iccd.2013.6657059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2013.6657059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.5725","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.5725","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.ucla.edu/~miodrag/papers/Conos_ICCD_2013.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1508110350","https://openalex.org/W1974368829","https://openalex.org/W1995698072","https://openalex.org/W1999291149","https://openalex.org/W2008926433","https://openalex.org/W2010635096","https://openalex.org/W2015679070","https://openalex.org/W2034803140","https://openalex.org/W2051224304","https://openalex.org/W2088380002","https://openalex.org/W2091083333","https://openalex.org/W2094131820","https://openalex.org/W2097749440","https://openalex.org/W2100905943","https://openalex.org/W2107019053","https://openalex.org/W2113996606","https://openalex.org/W2115710914","https://openalex.org/W2122440811","https://openalex.org/W2126394324","https://openalex.org/W2131862714","https://openalex.org/W2133390788","https://openalex.org/W2142362539","https://openalex.org/W2147793529","https://openalex.org/W2148995793","https://openalex.org/W2160281435","https://openalex.org/W2165788555","https://openalex.org/W2172629440","https://openalex.org/W3143743485","https://openalex.org/W4251808955","https://openalex.org/W6659081562","https://openalex.org/W6677950995","https://openalex.org/W6681024968","https://openalex.org/W7071664703"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2900067469","https://openalex.org/W2130342263","https://openalex.org/W2968511773","https://openalex.org/W2128559064","https://openalex.org/W2316140901","https://openalex.org/W1966025033","https://openalex.org/W3217506815","https://openalex.org/W1535054023"],"abstract_inverted_index":{"Accurate":[0],"thermal":[1,73,103,140],"knowledge":[2,141],"is":[3],"essential":[4],"for":[5,46],"achieving":[6],"ultra":[7],"low":[8],"power":[9,52,128],"in":[10,68,87,90],"deep":[11],"sub-micron":[12],"CMOS":[13],"technology,":[14],"as":[15],"it":[16],"affects":[17],"gate":[18,39],"speed":[19],"linearly":[20],"and":[21,42,50,89,111],"leakage":[22,51],"exponentially.":[23],"We":[24,75,92,105],"propose":[25],"a":[26,69,115],"temperature-aware":[27],"synthesis":[28],"technique":[29],"that":[30,145],"efficiently":[31],"utilizes":[32],"input":[33],"vector":[34],"control":[35],"(IVC),":[36],"dual-threshold":[37],"voltage":[38],"sizing":[40],"(GS)":[41],"pin":[43],"reordering":[44],"(PR)":[45],"performing":[47],"simultaneous":[48],"delay":[49],"optimization.":[53],"To":[54],"the":[55,62,95],"best":[56],"of":[57,97,130],"our":[58,77],"knowledge,":[59],"we":[60],"are":[61],"first":[63],"to":[64,122,132],"consider":[65],"these":[66],"techniques":[67,100],"synergistic":[70],"fashion":[71],"with":[72],"knowledge.":[74,104],"evaluate":[76],"approach":[78],"by":[79],"showing":[80],"improvements":[81,129],"over":[82,142],"each":[83],"method":[84],"when":[85,138],"considered":[86,99],"isolation":[88],"conjunction.":[91],"also":[93],"study":[94],"impact":[96],"employing":[98],"with/without":[101],"accurate":[102],"ran":[106],"simulations":[107],"on":[108,114],"synthesized":[109],"ISCAS-85":[110],"ITC-99":[112],"circuits":[113],"45":[116],"nm":[117],"cell":[118],"library":[119],"while":[120],"conforming":[121],"an":[123],"industrial":[124],"design":[125],"flow.":[126],"Leakage":[127],"up":[131],"4.54X":[133],"(2.14X":[134],"avg.)":[135],"were":[136],"achieved":[137],"applying":[139],"equivalent":[143],"methods":[144],"do":[146],"not.":[147]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}