{"id":"https://openalex.org/W1964307351","doi":"https://doi.org/10.1109/iccd.2013.6657049","title":"FastLanes: An FPGA accelerated GPU microarchitecture simulator","display_name":"FastLanes: An FPGA accelerated GPU microarchitecture simulator","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1964307351","doi":"https://doi.org/10.1109/iccd.2013.6657049","mag":"1964307351"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2013.6657049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2013.6657049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006993540","display_name":"Kuan Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Kuan Fang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","Inst. of Microelectron., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Inst. of Microelectron., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084623149","display_name":"Yufei Ni","orcid":"https://orcid.org/0000-0002-3868-3025"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yufei Ni","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","Inst. of Microelectron., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Inst. of Microelectron., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000618392","display_name":"Jiayuan He","orcid":"https://orcid.org/0000-0002-8994-9532"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiayuan He","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","Inst. of Microelectron., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Inst. of Microelectron., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015545142","display_name":"Zonghui Li","orcid":"https://orcid.org/0000-0002-0772-1738"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zonghui Li","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","Inst. of Microelectron., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Inst. of Microelectron., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050543806","display_name":"Shuai Mu","orcid":"https://orcid.org/0000-0001-8244-2109"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuai Mu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","Inst. of Microelectron., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Inst. of Microelectron., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059155953","display_name":"Yangdong Deng","orcid":"https://orcid.org/0000-0002-8257-693X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yangdong Deng","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China","Inst. of Microelectron., Tsinghua Univ., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Inst. of Microelectron., Tsinghua Univ., Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5006993540"],"corresponding_institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.56932417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.861844539642334},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7283506989479065},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6867078542709351},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6002979278564453},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5702121257781982},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.499652624130249},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4347987771034241},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.42922189831733704},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4164807200431824},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17904376983642578}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.861844539642334},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7283506989479065},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6867078542709351},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6002979278564453},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5702121257781982},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.499652624130249},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4347987771034241},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.42922189831733704},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4164807200431824},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17904376983642578}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2013.6657049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2013.6657049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1522250664","https://openalex.org/W1979527452","https://openalex.org/W1994061133","https://openalex.org/W2026320578","https://openalex.org/W2103670614","https://openalex.org/W2106579652","https://openalex.org/W2108204620","https://openalex.org/W2127364658","https://openalex.org/W2134470641","https://openalex.org/W2134860672","https://openalex.org/W2137385009","https://openalex.org/W2151195685","https://openalex.org/W2155719919","https://openalex.org/W2156831150","https://openalex.org/W2159158923","https://openalex.org/W2160428323","https://openalex.org/W2165867001","https://openalex.org/W2166918318","https://openalex.org/W2169880332","https://openalex.org/W3137094666","https://openalex.org/W4245306667","https://openalex.org/W4251534053","https://openalex.org/W6631155369","https://openalex.org/W6682722647","https://openalex.org/W6827556345"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W122453572","https://openalex.org/W2466405623","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2151122729","https://openalex.org/W2351011383","https://openalex.org/W2146879484","https://openalex.org/W4221002079","https://openalex.org/W1757458251"],"abstract_inverted_index":{"Graphic":[0],"Processing":[1],"Units":[2],"(GPUs)":[3],"have":[4],"emerged":[5],"as":[6],"a":[7,42,53,57,72,85,134,146],"new":[8],"general":[9],"purpose":[10],"computing":[11],"platform":[12],"that":[13,191],"attracts":[14],"significant":[15],"research":[16,21],"efforts.":[17],"Currently,":[18],"GPU":[19,44,75,92,143,165,184],"architecture":[20],"resorts":[22],"to":[23,27,46,97,118,126,139,167,178,199],"time-consuming":[24],"software":[25,195],"simulations":[26],"evaluate":[28],"microarchitecture":[29,166],"innovations.":[30],"In":[31],"this":[32],"paper,":[33],"we":[34],"propose":[35],"FastLanes,":[36],"an":[37],"FPGA":[38,98,109,125,148],"based":[39],"simulator":[40],"for":[41],"generic":[43],"microarchitecture,":[45],"enable":[47],"hardware-accelerated":[48],"simulation.":[49],"FastLanes":[50,192],"consists":[51],"of":[52,71,74,122,142,164,182,202],"function":[54],"model":[55,66,159],"and":[56,76,130],"timing":[58,158],"model,":[59],"both":[60],"implemented":[61],"on":[62,145,186],"FPGA.":[63],"The":[64],"functional":[65,154],"implements":[67],"the":[68,100,107,153,157,161,169,180],"full":[69],"functionality":[70],"multiprocessor":[73],"emulates":[77],"multiple":[78],"multiprocessors":[79],"via":[80],"time-division":[81],"multiplexing.":[82],"We":[83],"develop":[84],"hybrid":[86],"implementation":[87],"strategy":[88],"in":[89],"which":[90],"certain":[91],"logic":[93,102],"is":[94,103,116,175],"directly":[95],"mapped":[96],"while":[99],"other":[101],"simulated":[104],"by":[105,152,197],"reusing":[106],"same":[108],"logic.":[110],"A":[111,172],"corresponding":[112],"context":[113],"shifting":[114],"mechanism":[115,135],"proposed":[117],"store":[119],"execution":[120,181],"states":[121],"threads":[123],"from":[124],"external":[127],"on-board":[128],"memory,":[129],"vice":[131],"versa.":[132],"Such":[133],"makes":[136],"it":[137],"possible":[138],"simulate":[140],"hundreds":[141],"cores":[144],"single":[147],"evaluation":[149],"board.":[150],"Driven":[151],"simulation":[155],"results,":[156],"considers":[160],"detailed":[162],"configuration":[163],"derive":[168],"performance":[170],"evaluation.":[171],"compiler":[173],"tool-chain":[174],"also":[176],"developed":[177],"allow":[179],"NVIDIA":[183],"binary":[185],"FastLanes.":[187],"Experimental":[188],"results":[189],"prove":[190],"outperforms":[193],"its":[194],"equivalent":[196],"up":[198],"2":[200],"orders":[201],"magnitude.":[203]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}