{"id":"https://openalex.org/W2049366246","doi":"https://doi.org/10.1109/iccd.2013.6657047","title":"Gate delay modeling for pre- and post-silicon timing related tasks for ultra-low power CMOS circuits","display_name":"Gate delay modeling for pre- and post-silicon timing related tasks for ultra-low power CMOS circuits","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2049366246","doi":"https://doi.org/10.1109/iccd.2013.6657047","mag":"2049366246"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2013.6657047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2013.6657047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032380991","display_name":"Prasanjeet Das","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prasanjeet Das","raw_affiliation_strings":["Processor Tools Group, Oracle America Inc., Santa Clara, USA","Processor Tools Group, Oracle America Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Processor Tools Group, Oracle America Inc., Santa Clara, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Processor Tools Group, Oracle America Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100601790","display_name":"Sandeep K. Gupta","orcid":"https://orcid.org/0000-0002-2585-9378"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Gupta","raw_affiliation_strings":["Processor Tools Group, Oracle America Inc., Santa Clara, USA","Dept. of Electr. Eng.-Syst., Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Processor Tools Group, Oracle America Inc., Santa Clara, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Dept. of Electr. Eng.-Syst., Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5032380991"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60662411,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"227","last_page":"234"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6811922192573547},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6458476781845093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6150174140930176},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5752019286155701},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5661768913269043},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5069094300270081},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.498201847076416},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.466489315032959},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45400500297546387},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.4410329759120941},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4394409954547882},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4056887626647949},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40356364846229553},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2575427293777466},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24808615446090698},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22310864925384521},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17832118272781372},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16021007299423218},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.149473637342453},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14870700240135193}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6811922192573547},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6458476781845093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6150174140930176},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5752019286155701},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5661768913269043},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5069094300270081},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.498201847076416},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.466489315032959},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45400500297546387},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.4410329759120941},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4394409954547882},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4056887626647949},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40356364846229553},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2575427293777466},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24808615446090698},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22310864925384521},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17832118272781372},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16021007299423218},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.149473637342453},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14870700240135193},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2013.6657047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2013.6657047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W127462435","https://openalex.org/W1600143160","https://openalex.org/W1967171495","https://openalex.org/W1997782294","https://openalex.org/W1998525920","https://openalex.org/W2010633183","https://openalex.org/W2010635096","https://openalex.org/W2036326004","https://openalex.org/W2044647950","https://openalex.org/W2059193309","https://openalex.org/W2079826846","https://openalex.org/W2087107264","https://openalex.org/W2099278122","https://openalex.org/W2099457706","https://openalex.org/W2100329931","https://openalex.org/W2111372718","https://openalex.org/W2114252285","https://openalex.org/W2115296652","https://openalex.org/W2118899604","https://openalex.org/W2121147609","https://openalex.org/W2122673880","https://openalex.org/W2129331370","https://openalex.org/W2134909205","https://openalex.org/W2141462205","https://openalex.org/W2142202849","https://openalex.org/W2157982046","https://openalex.org/W2169668461","https://openalex.org/W2170335526","https://openalex.org/W3144573847","https://openalex.org/W3145469858","https://openalex.org/W4230854430","https://openalex.org/W4239145761"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W1986294008","https://openalex.org/W2345182073","https://openalex.org/W2769457990","https://openalex.org/W1947426333","https://openalex.org/W4281385583"],"abstract_inverted_index":{"Power":[0],"is":[1,20],"increasingly":[2],"the":[3,13,48,140,152,189,194],"primary":[4],"design":[5],"constraint":[6],"for":[7,16,42,104,171],"chip":[8],"designers":[9],"and":[10,30,44,99,142,167,174,191,211],"one":[11],"of":[12,50,75,82,96,101,128,203],"main":[14],"techniques":[15],"addressing":[17],"this":[18,110],"concern":[19],"aggressive":[21],"voltage":[22,28],"scaling.":[23],"Device":[24],"variability":[25,51],"increases":[26],"with":[27],"scaling":[29],"significantly":[31],"affects":[32],"gate":[33,53,84],"delays":[34,127],"at":[35,73],"low":[36],"voltages.":[37],"Although":[38],"existing":[39],"delay":[40,60,85,144,154,190],"models":[41,86],"near-":[43,173],"sub-threshold":[45,130,175],"circuits":[46],"capture":[47,58],"effects":[49],"on":[52,126,208],"delays,":[54,92],"they":[55],"do":[56],"not":[57],"advanced":[59],"phenomenon":[61],"such":[62,204],"as":[63,70],"multiple":[64],"input":[65],"switching":[66],"(MIS;":[67],"also":[68,198],"known":[69],"near-simultaneous":[71],"transitions)":[72],"inputs":[74],"a":[76,79],"gate.":[77],"As":[78],"result,":[80],"most":[81],"these":[83],"often":[87],"grossly":[88],"underestimate":[89],"worst":[90],"case":[91],"leading":[93],"to":[94,117,150],"selection":[95],"non-critical":[97],"paths":[98],"generation":[100],"delay-inferior":[102],"vectors":[103],"post-silicon":[105],"timing":[106],"related":[107],"tasks.":[108],"In":[109,177],"paper":[111],"we":[112,182],"present":[113],"extensive":[114,180],"experimental":[115],"results":[116],"demonstrate":[118],"that":[119,139,160,184],"MIS":[120],"has":[121,163],"significant":[122],"impact":[123,207],"(around":[124],"30-40%)":[125],"near-and":[129],"nominal":[131],"gates.":[132],"We":[133,158,197],"develop":[134],"our":[135,161,185],"model":[136,162,186],"which":[137],"guarantees":[138],"minimum":[141],"maximum":[143],"values":[145,155],"it":[146],"computes":[147],"are":[148],"guaranteed":[149],"bound":[151],"corresponding":[153],"in":[156],"silicon.":[157],"show":[159,183],"practical":[164],"run-time":[165],"complexity":[166],"works":[168],"equally":[169],"well":[170],"super-,":[172],"circuits.":[176],"particular,":[178],"via":[179],"experimentations":[181],"never":[187],"underestimates":[188],"tightly":[192],"bounds":[193],"actual":[195],"delays.":[196],"illustrate":[199],"trade-offs":[200],"between":[201],"tightness":[202],"bounds,":[205],"their":[206],"validation":[209],"cost,":[210],"runtime":[212],"complexity.":[213]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}