{"id":"https://openalex.org/W2031643731","doi":"https://doi.org/10.1109/iccd.2012.6378704","title":"Automatic assertion extraction in gate-level simulation using GPGPUs","display_name":"Automatic assertion extraction in gate-level simulation using GPGPUs","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2031643731","doi":"https://doi.org/10.1109/iccd.2012.6378704","mag":"2031643731"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2012.6378704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2012.6378704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071594238","display_name":"Shohei Ono","orcid":"https://orcid.org/0000-0003-1255-1419"},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shohei Ono","raw_affiliation_strings":["Department of Electrical Engineering and Information System, University of Tokyo, Tokyo, Japan","Dept. of Elect. Eng. and Inf. Syst., The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information System, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Elect. Eng. and Inf. Syst., The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054079223","display_name":"Takeshi Matsumoto","orcid":"https://orcid.org/0000-0002-1517-0761"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Matsumoto","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","[VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"[VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan]","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center, JST CREST, University of Tokyo, Tokyo, Japan","VLSI Design and Education Center, The University of Tokyo / JST CREST, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, JST CREST, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo / JST CREST, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"522","last_page":"523"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.8911584615707397},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8726325035095215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.872417688369751},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.6303725242614746},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5814794898033142},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5454356074333191},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5445362329483032},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.5279378294944763},{"id":"https://openalex.org/keywords/relation","display_name":"Relation (database)","score":0.45021963119506836},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42853161692619324},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39726755023002625},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3890250623226166},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.37242406606674194},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.36532047390937805},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.15575605630874634},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.12563499808311462},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0862584114074707}],"concepts":[{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.8911584615707397},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8726325035095215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.872417688369751},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.6303725242614746},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5814794898033142},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5454356074333191},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5445362329483032},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.5279378294944763},{"id":"https://openalex.org/C25343380","wikidata":"https://www.wikidata.org/wiki/Q277521","display_name":"Relation (database)","level":2,"score":0.45021963119506836},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42853161692619324},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39726755023002625},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3890250623226166},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37242406606674194},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36532047390937805},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.15575605630874634},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.12563499808311462},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0862584114074707}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2012.6378704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2012.6378704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 30th International Conference on Computer Design (ICCD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2169553754","https://openalex.org/W2182055894","https://openalex.org/W3146952922","https://openalex.org/W6685120274","https://openalex.org/W6685840317"],"related_works":["https://openalex.org/W2012220159","https://openalex.org/W1963859303","https://openalex.org/W2364044215","https://openalex.org/W2389600408","https://openalex.org/W240129890","https://openalex.org/W3048701459","https://openalex.org/W2149078538","https://openalex.org/W2080146221","https://openalex.org/W2370314112","https://openalex.org/W1912958759"],"abstract_inverted_index":{"In":[0,18],"modern":[1],"VLSI":[2],"designs,":[3],"assertions":[4,25],"play":[5],"an":[6],"important":[7],"role":[8],"to":[9,23,49],"understand":[10],"design":[11],"intention":[12],"and":[13],"ensure":[14],"correctness":[15],"of":[16,45],"designs.":[17],"this":[19],"paper,":[20],"we":[21],"consider":[22],"generate":[24],"from":[26,66],"simulation":[27],"results.":[28],"This":[29],"assertion":[30],"extraction":[31],"is":[32,40],"performed":[33,58],"by":[34,52,59],"examining":[35],"whether":[36],"a":[37,43,54,77],"logical":[38],"relation":[39],"satisfied":[41],"among":[42],"set":[44],"signals.":[46],"We":[47],"propose":[48],"accelerate":[50],"it":[51],"utilizing":[53],"highly":[55],"parallelized":[56],"computation":[57],"GPGPUs.":[60],"Through":[61],"the":[62],"experiments":[63],"with":[64],"designs":[65],"industry,":[67],"our":[68],"implementation":[69],"on":[70],"GPGPU":[71],"runs":[72],"30":[73],"times":[74],"faster":[75],"than":[76],"software":[78],"implementation.":[79]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}